RISC-V Needs Secure 'Wheels': the MCU Initiator-Side Perspective

Fuente: arXiv
Saved in:
Bibliographic Details
Main Authors: Pinto, Sandro, Martins, Jose, Rodriguez, Manuel, Cunha, Luis, Schmalz, Georg, Moslehner, Uwe, Dieffenbach, Kai, Roecker, Thomas
Format: Preprint
Published: 2024
Subjects:
Online Access:
Tags: Add Tag
No Tags, Be the first to tag this record!
_version_ 1866913544524529664
author Pinto, Sandro
Martins, Jose
Rodriguez, Manuel
Cunha, Luis
Schmalz, Georg
Moslehner, Uwe
Dieffenbach, Kai
Roecker, Thomas
author_facet Pinto, Sandro
Martins, Jose
Rodriguez, Manuel
Cunha, Luis
Schmalz, Georg
Moslehner, Uwe
Dieffenbach, Kai
Roecker, Thomas
contents The automotive industry is experiencing a massive paradigm shift. Cars are becoming increasingly autonomous, connected, and computerized. Modern electrical/electronic (E/E) architectures are pushing for an unforeseen functionality integration density, resulting in physically separate Electronic Control Units (ECUs) becoming virtualized and mapped to logical partitions within a single physical microcontroller (MCU). While functional safety (FuSa) has been pivotal for vehicle certification for decades, the increasing connectivity and advances have opened the door for a number of car hacks and attacks. This development drives (cyber-)security requirements in cars, and has paved the way for the release of the new security certification standard ISO21434. RISC-V has great potential to transform automotive computing systems, but we argue that current ISA/extensions are not ready yet. This paper provides our critical perspective on the existing RISC-V limitations, particularly on the upcoming WorldGuard technology, to address virtualized MCU requirements in line with foreseen automotive applications and ISO21434 directives. We then present our proposal for the required ISA extensions to address such limitations, mainly targeting initiator-side protection. Finally, we explain our roadmap towards a full open-source proof-of-concept (PoC), which includes extending QEMU, an open-source RISC-V core, and building a complete software stack.
format Preprint
id arxiv_https___arxiv_org_abs_2410_09839
institution arXiv
publishDate 2024
record_format arxiv
spellingShingle RISC-V Needs Secure 'Wheels': the MCU Initiator-Side Perspective
Pinto, Sandro
Martins, Jose
Rodriguez, Manuel
Cunha, Luis
Schmalz, Georg
Moslehner, Uwe
Dieffenbach, Kai
Roecker, Thomas
Cryptography and Security
Hardware Architecture
The automotive industry is experiencing a massive paradigm shift. Cars are becoming increasingly autonomous, connected, and computerized. Modern electrical/electronic (E/E) architectures are pushing for an unforeseen functionality integration density, resulting in physically separate Electronic Control Units (ECUs) becoming virtualized and mapped to logical partitions within a single physical microcontroller (MCU). While functional safety (FuSa) has been pivotal for vehicle certification for decades, the increasing connectivity and advances have opened the door for a number of car hacks and attacks. This development drives (cyber-)security requirements in cars, and has paved the way for the release of the new security certification standard ISO21434. RISC-V has great potential to transform automotive computing systems, but we argue that current ISA/extensions are not ready yet. This paper provides our critical perspective on the existing RISC-V limitations, particularly on the upcoming WorldGuard technology, to address virtualized MCU requirements in line with foreseen automotive applications and ISO21434 directives. We then present our proposal for the required ISA extensions to address such limitations, mainly targeting initiator-side protection. Finally, we explain our roadmap towards a full open-source proof-of-concept (PoC), which includes extending QEMU, an open-source RISC-V core, and building a complete software stack.
title RISC-V Needs Secure 'Wheels': the MCU Initiator-Side Perspective
topic Cryptography and Security
Hardware Architecture
url https://arxiv.org/abs/2410.09839