Shavette: Low Power Neural Network Acceleration via Algorithm-level Error Detection and Undervolting

Documenti analoghi

• Near-Threshold Voltage Massive MIMO Computing
  di: Rinkinen, Mikael, et al.
  Pubblicazione: (2025)
• Low Power Approximate Multiplier Architecture for Deep Neural Networks
  di: Jaswal, Pragun, et al.
  Pubblicazione: (2025)
• Optimizing Neural Networks with Learnable Non-Linear Activation Functions via Lookup-Based FPGA Acceleration
  di: Yin, Mengyuan, et al.
  Pubblicazione: (2025)
• Monitor Placement for Fault Localization in Deep Neural Network Accelerators
  di: Liu, Wei-Kai
  Pubblicazione: (2023)
• BF-IMNA: A Bit Fluid In-Memory Neural Architecture for Neural Network Acceleration
  di: Rakka, Mariam, et al.
  Pubblicazione: (2024)