Copertina

Fastrack: Fast IO for Secure ML using GPU TEEs

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Wang, Yongqin, Rajat, Rachit, Lee, Jonghyun, Tang, Tingting, Annavaram, Murali
Natura:	Preprint
Pubblicazione:	2024
Soggetti:	Cryptography and Security Hardware Architecture
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

Characterization of GPU TEE Overheads in Distributed Data Parallel ML Training
di: Lee, Jonghyun, et al.
Pubblicazione: (2025)

Research Directions for Verifiable Crypto-Physically Secure TEEs
di: Bellemare, Sylvain
Pubblicazione: (2024)

Confidential LLM Inference: Performance and Cost Across CPU and GPU TEEs
di: Chrapek, Marcin, et al.
Pubblicazione: (2025)

MPC-Pipe: an Efficient Pipeline Scheme for Secure Multi-party Machine Learning Inference
di: Wang, Yongqin, et al.
Pubblicazione: (2022)

GPU in the Blind Spot: Overlooked Security Risks in Transportation
di: Puspa, Sefatun-Noor, et al.
Pubblicazione: (2025)

BOLT: Bandwidth-Optimized Lightning-Fast Oblivious Map powered by Secure HBM Accelerators
di: Guo, Yitong, et al.
Pubblicazione: (2025)

WebGPU-SPY: Finding Fingerprints in the Sandbox through GPU Cache Attacks
di: Ferguson, Ethan, et al.
Pubblicazione: (2024)

Confidential Computing on Heterogeneous CPU-GPU Systems: Survey and Future Directions
di: Wang, Qifan, et al.
Pubblicazione: (2024)

FHECore: Rethinking GPU Microarchitecture for Fully Homomorphic Encryption
di: Daksha, Lohit, et al.
Pubblicazione: (2026)

GME: GPU-based Microarchitectural Extensions to Accelerate Homomorphic Encryption
di: Shivdikar, Kaustubh, et al.
Pubblicazione: (2023)

OpenGL GPU-Based Rowhammer Attack (Work in Progress)
di: Plin, Antoine, et al.
Pubblicazione: (2025)

PUFBind: PUF-Enabled Lightweight Program Binary Authentication for FPGA-based Embedded Systems
di: Swaroopa, Sneha, et al.
Pubblicazione: (2025)

Side-channel Inference of User Activities in AR/VR Using GPU Profiling
di: Son, Seonghun, et al.
Pubblicazione: (2025)

GPU Acceleration of TFHE-Based High-Precision Nonlinear Layers for Encrypted LLM Inference
di: Chen, Guoci, et al.
Pubblicazione: (2026)

High-Security Hardware Module with PUF and Hybrid Cryptography for Data Security
di: Amael, Joshua Tito, et al.
Pubblicazione: (2024)

Secure Scattered Memory: Rethinking Secure Enclave Memory with Secret Sharing
di: Geng, Haoran, et al.
Pubblicazione: (2024)

Security Enclave Architecture for Heterogeneous Security Primitives for Supply-Chain Attacks
di: Raj, Kshitij, et al.
Pubblicazione: (2025)

SENTAUR: Security EnhaNced Trojan Assessment Using LLMs Against Undesirable Revisions
di: Bhandari, Jitendra, et al.
Pubblicazione: (2024)

CIBPU: A Conflict-Invisible Secure Branch Prediction Unit
di: Zhou, Zhe, et al.
Pubblicazione: (2025)

Supporting Secured Integration of Microarchitectural Defenses
di: Ramkrishnan, Kartik, et al.
Pubblicazione: (2026)

Formal Verification of Secure Encrypted Virtualization
di: Weerasena, Hansika, et al.
Pubblicazione: (2026)

Security Properties for Open-Source Hardware Designs
di: Rogers, Jayden, et al.
Pubblicazione: (2024)

On the Importance of Reproducibility of Experimental Results Especially in the Domain of Security
di: Petryk, Dmytro, et al.
Pubblicazione: (2024)

Efficient and Lightweight In-memory Computing Architecture for Hardware Security
di: Ajmi, Hala, et al.
Pubblicazione: (2022)

Modern Hardware Security: A Review of Attacks and Countermeasures
di: Mishra, Jyotiprakash, et al.
Pubblicazione: (2025)

New Security Challenges Towards In-Sensor Computing Systems
di: Kajol, Mashrafi, et al.
Pubblicazione: (2025)

REDACTOR: eFPGA Redaction for DNN Accelerator Security
di: Baddour, Yazan, et al.
Pubblicazione: (2025)

MINT: Securely Mitigating Rowhammer with a Minimalist In-DRAM Tracker
di: Qureshi, Moinuddin, et al.
Pubblicazione: (2024)

Secure Software/Hardware Hybrid In-Field Testing for System-on-Chip
di: Mulhem, Saleh, et al.
Pubblicazione: (2024)

MOAT: Securely Mitigating Rowhammer with Per-Row Activation Counters
di: Qureshi, Moinuddin, et al.
Pubblicazione: (2024)

The Avatar Cache: Enabling On-Demand Security with Morphable Cache Architecture
di: Bhatla, Anubhav, et al.
Pubblicazione: (2026)

PoSyn: Secure Power Side-Channel Aware Synthesis
di: Srivastava, Amisha, et al.
Pubblicazione: (2025)

FAME: FPGA Acceleration of Secure Matrix Multiplication with Homomorphic Encryption
di: Xu, Zhihan, et al.
Pubblicazione: (2025)

High-Speed VLSI Architectures for Modular Polynomial Multiplication via Fast Filtering and Applications to Lattice-Based Cryptography
di: Tan, Weihang, et al.
Pubblicazione: (2021)

RISC-V Needs Secure 'Wheels': the MCU Initiator-Side Perspective
di: Pinto, Sandro, et al.
Pubblicazione: (2024)

SecScale: A Scalable and Secure Trusted Execution Environment for Servers
di: Sunny, Ani, et al.
Pubblicazione: (2024)

AMuLeT: Automated Design-Time Testing of Secure Speculation Countermeasures
di: Fu, Bo, et al.
Pubblicazione: (2025)

ShadowBinding: Realizing Effective Microarchitectures for In-Core Secure Speculation Schemes
di: Kvalsvik, Amund Bergland, et al.
Pubblicazione: (2025)

Fast Selective Flushing to Mitigate Contention-based Cache Timing Attacks
di: Li, Tuo, et al.
Pubblicazione: (2022)

Understanding the Security Benefits and Overheads of Emerging Industry Solutions to DRAM Read Disturbance
di: Canpolat, Oğuzhan, et al.
Pubblicazione: (2024)