Image de couverture de livre

Design of a 64-bit SQRT-CSLA with Reduced Area and High-Speed Applications in Low Power VLSI Circuits

Fuente: arXiv

Enregistré dans:

Détails bibliographiques
Auteurs principaux:	Pallavi, CH., Padma, C., Kumar, R. Kiran, Suguna, T., Nalini, C.
Format:	Preprint
Publié:	2024
Sujets:	Hardware Architecture Emerging Technologies
Accès en ligne:	Acceder al recurso
Tags:	Ajouter un tag Pas de tags, Soyez le premier à ajouter un tag!

Documents similaires

Power-Area Efficient Serial IMPLY-based 4:2 Compressor Applied in Data-Intensive Applications
par: Bagheralmoosavi, Bahareh, et autres
Publié: (2024)

Through Silicon Via Aware Design Planning for Thermally Efficient 3-D Integrated Circuits
par: Chen, Yibo, et autres
Publié: (2025)

Device-Circuit Co-Design of Variation-Resilient Read and Write Drivers for Antiferromagnetic Tunnel Junction (AFMTJ) Memories
par: Choudhary, Yousuf, et autres
Publié: (2026)

A Novel Low-Power Cache Architecture Based on 6-Transistor SRAM Cells
par: Dizabadi, Naser Khatti, et autres
Publié: (2026)

SuperFlow: A Fully-Customized RTL-to-GDS Design Automation Flow for Adiabatic Quantum-Flux-Parametron Superconducting Circuits
par: Xie, Yanyue, et autres
Publié: (2024)

Apparate: Evading Memory Hierarchy with GodSpeed Wireless-on-Chip
par: GS, Nitesh Narayana, et autres
Publié: (2024)

The Dawn of AI-Native EDA: Opportunities and Challenges of Large Circuit Models
par: Chen, Lei, et autres
Publié: (2024)

Cross-layer Modeling and Design of Content Addressable Memories in Advanced Technology Nodes for Similarity Search
par: Narla, Siri, et autres
Publié: (2024)

Length-Matching Routing for Programmable Photonic Circuits Using Best-First Strategy
par: Wang, Xiaoke, et autres
Publié: (2025)

Monolithic 3D Integration for Null Convention Logic (NCL)-Based Asynchronous Circuits
par: Zhang, Xiameng, et autres
Publié: (2026)

Content Addressable Memory Design with Reference Resistor for Improved Search Resolution
par: Narla, Siri, et autres
Publié: (2025)

AnalogToBi: Device-Level Analog Circuit Topology Generation via Bipartite Graph and Grammar Guided Decoding
par: Kim, Seungmin, et autres
Publié: (2026)

WAGONN: Weight Bit Agglomeration in Crossbar Arrays for Reduced Impact of Interconnect Resistance on DNN Inference Accuracy
par: Victor, Jeffry, et autres
Publié: (2024)

Hybrid Temporal Computing for Lower Power Hardware Accelerators
par: Tasnim, Maliha, et autres
Publié: (2024)

PEARL: Power- and Energy-Aware Multicore Intermittent Computing
par: Akhunov, Khakim, et autres
Publié: (2025)

Dual Dielectric Metasurface for Simultaneous Sensing and Reconfigurable Reflections
par: Birari, Mahesh, et autres
Publié: (2025)

A Low-Cost Reliable Racetrack Cache Based on Data Compression
par: Cheshmikhani, Elham, et autres
Publié: (2025)

Opportunities and Challenges for 3D Systems and Their Design
par: Emma, Philip, et autres
Publié: (2025)

Omni 3D: BEOL-Compatible 3D Logic with Omnipresent Power, Signal, and Clock
par: Choi, Suhyeong, et autres
Publié: (2024)

Single-Cell Universal Logic-in-Memory Using 2T-nC FeRAM: An Area and Energy-Efficient Approach for Bulk Bitwise Computation
par: Biswas, Rudra, et autres
Publié: (2025)

Spin-NeuroMem: A Low-Power Neuromorphic Associative Memory Design Based on Spintronic Devices
par: Fu, Siqing, et autres
Publié: (2024)

Fault Tolerant Design of IGZO-based Binary Search ADCs
par: Duarte, Paula Carolina Lozano, et autres
Publié: (2026)

Novel Efficient Scalable QCA XOR and Full Adder Designs
par: Safaiezadeh, Behrouz, et autres
Publié: (2023)

Demonstration of low power and highly uniform 6-bit operation in SiO2-based memristors embedded with Pt nanoparticles
par: Kleitsiotis, G., et autres
Publié: (2024)

Sequencing on Silicon: AI SoC Design for Mobile Genomics at the Edge
par: Magierowski, Sebastian, et autres
Publié: (2025)

LAAG-RV: LLM Assisted Assertion Generation for RTL Design Verification
par: Maddala, Karthik, et autres
Publié: (2024)

Partially-Precise Computing Paradigm for Efficient Hardware Implementation of Application-Specific Embedded Systems
par: Faryabi, Mohsen, et autres
Publié: (2024)

A 5T-2MTJ STT-assisted Spin Orbit Torque based Ternary Content Addressable Memory for Hardware Accelerators
par: Narla, Siri, et autres
Publié: (2024)

Fine Grain 3D Integration for Microarchitecture Design Through Cube Packing Exploration
par: Liu, Yongxiang, et autres
Publié: (2025)

MPAI: A Co-Processing Architecture with MPSoC & AI Accelerators for Vision Applications in Space
par: Leon, Vasileios, et autres
Publié: (2024)

Scattering-Matrix-Based Parametric Characterization of a Two-Port Bridged-T Network for Microstrip Filter Applications
par: Dizabadi, Naser Khatti, et autres
Publié: (2026)

The maximum storage capacity of open-loop written RRAM is around 4 bits
par: Li, Yongxiang, et autres
Publié: (2024)

Everything You Wanted to Know About Consumer Light Management in Smart Energy
par: Mohanty, Prajnyajit, et autres
Publié: (2024)

Scalable 28nm IC implementation of coupled oscillator network featuring tunable topology and complexity
par: Neyaz, S. Y., et autres
Publié: (2025)

SCATTER: Algorithm-Circuit Co-Sparse Photonic Accelerator with Thermal-Tolerant, Power-Efficient In-situ Light Redistribution
par: Yin, Ziang, et autres
Publié: (2024)

All-in-Memory Stochastic Computing using ReRAM
par: de Lima, João Paulo C., et autres
Publié: (2025)

A Novel Thermal Network Model and Electro-Thermal Coupling Study for NSFETs and CFETs Considering Thermal Crosstalk
par: Miao, Tianci, et autres
Publié: (2025)

Frequency as Aperture: Enabling Embeddable Near-Field Sensing for 6G Wireless Radios
par: Ho, Pin-Han, et autres
Publié: (2026)

STAMP-2.5D: Structural and Thermal Aware Methodology for Placement in 2.5D Integration
par: Parekh, Varun Darshana, et autres
Publié: (2025)

PICO-RAM: A PVT-Insensitive Analog Compute-In-Memory SRAM Macro with In-Situ Multi-Bit Charge Computing and 6T Thin-Cell-Compatible Layout
par: Chen, Zhiyu, et autres
Publié: (2024)