Imagen de Portada

Communication Characterization of AI Workloads for Large-scale Multi-chiplet Accelerators

Fuente: arXiv

Guardado en:

Detalles Bibliográficos
Autores principales:	Musavi, Mariam, Irabor, Emmanuel, Das, Abhijit, Alarcon, Eduard, Abadal, Sergi
Formato:	Preprint
Publicado:	2024
Materias:	Hardware Architecture
Acceso en línea:	Acceder al recurso
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

Exploring the Potential of Wireless-enabled Multi-Chip AI Accelerators
por: Irabor, Emmanuel, et al.
Publicado: (2025)

Multi-Objective Hardware-Mapping Co-Optimisation for Multi-DNN Workloads on Chiplet-based Accelerators
por: Das, Abhijit, et al.
Publicado: (2022)

Time Reversal for Near-Field Communications on Multi-chip Wireless Networks
por: Rodríguez-Galán, Fátima, et al.
Publicado: (2024)

A Data-Driven Approach to Dataflow-Aware Online Scheduling for Graph Neural Network Inference
por: Puigdemont, Pol, et al.
Publicado: (2024)

CATCH: a Cost Analysis Tool for Co-optimization of chiplet-based Heterogeneous systems
por: Graening, Alexander, et al.
Publicado: (2025)

Expert Streaming: Accelerating Low-Batch MoE Inference via Multi-chiplet Architecture and Dynamic Expert Trajectory Scheduling
por: Ma, Songchen, et al.
Publicado: (2026)

CarbonPATH: Carbon-aware pathfinding and architecture optimization for chiplet-based AI systems
por: Sudarshan, Chetan Choppali, et al.
Publicado: (2026)

Workload Characterization for Branch Predictability
por: Vikas, FNU, et al.
Publicado: (2025)

Messaging-based Adaptive Vector Computing (MAVeC) Accelerator for AI Workloads
por: Chowdhury, Md. Rownak Hossain, et al.
Publicado: (2024)

Mapping Space Exploration for Multi-Chiplet Accelerators Targeting LLM Inference Serving Workloads
por: Li, Boyu, et al.
Publicado: (2025)

THERMOS: Thermally-Aware Multi-Objective Scheduling of AI Workloads on Heterogeneous Multi-Chiplet PIM Architectures
por: Kanani, Alish, et al.
Publicado: (2025)

Accelerating GenAI Workloads by Enabling RISC-V Microkernel Support in IREE
por: Ahmad, Adeel, et al.
Publicado: (2025)

Towards Efficient Neuro-Symbolic AI: From Workload Characterization to Hardware Architecture
por: Wan, Zishen, et al.
Publicado: (2024)

HCiM: ADC-Less Hybrid Analog-Digital Compute in Memory Accelerator for Deep Learning Workloads
por: Negi, Shubham, et al.
Publicado: (2024)

EnergAIzer: Fast and Accurate GPU Power Estimation Framework for AI Workloads
por: Lee, Kyungmi, et al.
Publicado: (2026)

DCI: A Coordinated Allocation and Filling Workload-Aware Dual-Cache Allocation GNN Inference Acceleration System
por: Luo, Yi, et al.
Publicado: (2025)

Characterizing and Optimizing Realistic Workloads on a Commercial Compute-in-SRAM Device
por: Zhang, Niansong, et al.
Publicado: (2025)

Apparate: Evading Memory Hierarchy with GodSpeed Wireless-on-Chip
por: GS, Nitesh Narayana, et al.
Publicado: (2024)

Accelerating Elliptic Curve Point Additions on Versal AI Engine for Multi-scalar Multiplication
por: Ohno, Ayumi, et al.
Publicado: (2025)

No One-Size-Fits-All: A Workload-Driven Characterization of Bit-Parallel vs. Bit-Serial Data Layouts for Processing-using-Memory
por: Zhang, Jingyao, et al.
Publicado: (2025)

SA-DS: A Dataset for Large Language Model-Driven AI Accelerator Design Generation
por: Vungarala, Deepak, et al.
Publicado: (2024)

Allspark: Workload Orchestration for Visual Transformers on Processing In-Memory Systems
por: Ge, Mengke, et al.
Publicado: (2024)

Towards An Approach to Identify Divergences in Hardware Designs for HPC Workloads
por: Popovici, Doru Thom, et al.
Publicado: (2025)

Architectural Classification of XR Workloads: Cross-Layer Archetypes and Implications
por: Shi, Xinyu, et al.
Publicado: (2026)

Towards Efficient IMC Accelerator Design Through Joint Hardware-Workload Co-optimization
por: Krestinskaya, Olga, et al.
Publicado: (2024)

Nexus Machine: An Active Message Inspired Reconfigurable Architecture for Irregular Workloads
por: Juneja, Rohan, et al.
Publicado: (2025)

TROOP: At-the-Roofline Performance for Vector Processors on Low Operational Intensity Workloads
por: Purayil, Navaneeth Kunhi, et al.
Publicado: (2025)

The xPU-athalon: Quantifying the Competition of AI Acceleration
por: Golden, Alicia, et al.
Publicado: (2026)

All-rounder: A Flexible AI Accelerator with Diverse Data Format Support and Morphable Structure for Multi-DNN Processing
por: Noh, Seock-Hwan, et al.
Publicado: (2023)

Towards Generalized On-Chip Communication for Programmable Accelerators in Heterogeneous Architectures
por: Zuckerman, Joseph, et al.
Publicado: (2024)

CIMinus: Empowering Sparse DNN Workloads Modeling and Exploration on SRAM-based CIM Architectures
por: Qi, Yingjie, et al.
Publicado: (2025)

Efficient Approaches for GEMM Acceleration on Leading AI-Optimized FPGAs
por: Taka, Endri, et al.
Publicado: (2024)

A Reconfigurable Framework for AI-FPGA Agent Integration and Acceleration
por: Yunusoglu, Aybars, et al.
Publicado: (2026)

GSIM: Accelerating RTL Simulation for Large-Scale Designs
por: Chen, Lu, et al.
Publicado: (2025)

Workload-Aware Early-Stage Power Delivery Network Optimization via Architectural Power Traces
por: Hayes, Oran, et al.
Publicado: (2026)

3D-TrIM: A Memory-Efficient Spatial Computing Architecture for Convolution Workloads
por: Sestito, Cristian, et al.
Publicado: (2025)

SLTarch: Towards Scalable Point-Based Neural Rendering by Taming Workload Imbalance and Memory Irregularity
por: Li, Xingyang, et al.
Publicado: (2025)

Towards Efficient LUT-based PIM: A Scalable and Low-Power Approach for Modern Workloads
por: Khabbazan, Bahareh, et al.
Publicado: (2025)

Aging Aware Adaptive Voltage Scaling for Reliable and Efficient AI Accelerators
por: Xie, Tong, et al.
Publicado: (2026)

The Quest for Reliable AI Accelerators: Cross-Layer Evaluation and Design Optimization
por: Li, Meng, et al.
Publicado: (2026)