Imagen de Portada

Systolic Array Data Flows for Efficient Matrix Multiplication in Deep Neural Networks

Fuente: arXiv

Guardado en:

Detalles Bibliográficos
Autor principal:	Raja, Tejas
Formato:	Preprint
Publicado:	2024
Materias:	Hardware Architecture
Acceso en línea:	Acceder al recurso
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

ADiP: Adaptive-Precision Systolic Array for Matrix Multiplication Acceleration
por: Abdelmaksoud, Ahmed J., et al.
Publicado: (2025)

Systolic Array Acceleration of Diagonal-Optimized Sparse-Sparse Matrix Multiplication for Efficient Quantum Simulation
por: Su, Yuchao, et al.
Publicado: (2025)

DiP: A Scalable, Energy-Efficient Systolic Array for Matrix Multiplication Acceleration
por: Abdelmaksoud, Ahmed J., et al.
Publicado: (2024)

Energy Efficient Exact and Approximate Systolic Array Architecture for Matrix Multiplication
por: Jaswal, Pragun, et al.
Publicado: (2025)

Single-Event Upset Analysis of a Systolic Array based Deep Neural Network Accelerator
por: Jonckers, Naïn, et al.
Publicado: (2024)

ONE-SA: Enabling Nonlinear Operations in Systolic Arrays for Efficient and Flexible Neural Network Inference
por: Sun, Ruiqi, et al.
Publicado: (2024)

Error Checking for Sparse Systolic Tensor Arrays
por: Peltekis, Christodoulos, et al.
Publicado: (2024)

KAN-SAs: Efficient Acceleration of Kolmogorov-Arnold Networks on Systolic Arrays
por: Errabii, Sohaib, et al.
Publicado: (2025)

ReDas: A Lightweight Architecture for Supporting Fine-Grained Reshaping and Multiple Dataflows on Systolic Array
por: Han, Meng, et al.
Publicado: (2023)

SystolicAttention: Fusing FlashAttention within a Single Systolic Array
por: Lin, Jiawei, et al.
Publicado: (2025)

TrIM, Triangular Input Movement Systolic Array for Convolutional Neural Networks: Dataflow and Analytical Modelling
por: Sestito, Cristian, et al.
Publicado: (2024)

Sparse-on-Dense: Area and Energy-Efficient Computing of Sparse Neural Networks on Dense Matrix Multiplication Accelerators
por: Yoon, Hyunsung, et al.
Publicado: (2026)

Revealing Untapped DSP Optimization Potentials for FPGA-Based Systolic Matrix Engines
por: Li, Jindong, et al.
Publicado: (2024)

ENFOR-SA: End-to-end Cross-layer Transient Fault Injector for Efficient and Accurate DNN Reliability Assessment on Systolic Arrays
por: Tonetto, Rafael Billig, et al.
Publicado: (2026)

Bitwise Systolic Array Architecture for Runtime-Reconfigurable Multi-precision Quantized Multiplication on Hardware Accelerators
por: Liu, Yuhao, et al.
Publicado: (2026)

Periodic Online Testing for Sparse Systolic Tensor Arrays
por: Peltekis, Christodoulos, et al.
Publicado: (2025)

FORTALESA: Fault-Tolerant Reconfigurable Systolic Array for DNN Inference
por: Cherezova, Natalia, et al.
Publicado: (2025)

Performance Analysis of Matrix Multiplication for Deep Learning on the Edge
por: Ramírez, Cristian, et al.
Publicado: (2024)

SA-Kura: An Energy-Efficient Systolic Array Accelerator for Locally-Coupled Kuramoto Drift in Diffusion Sampling
por: Jin, Jeongmin, et al.
Publicado: (2026)

Enabling Efficient Hybrid Systolic Computation in Shared L1-Memory Manycore Clusters
por: Mazzola, Sergio, et al.
Publicado: (2024)

Exploration of Activation Fault Reliability in Quantized Systolic Array-Based DNN Accelerators
por: Taheri, Mahdi, et al.
Publicado: (2024)

Hybrid Systolic Array Accelerator with Optimized Dataflow for Edge Large Language Model Inference
por: Chen, Chun-Ting, et al.
Publicado: (2025)

Explainable AI-Guided Efficient Approximate DNN Generation for Multi-Pod Systolic Arrays
por: Siddique, Ayesha, et al.
Publicado: (2025)

TrIM, Triangular Input Movement Systolic Array for Convolutional Neural Networks: Architecture and Hardware Implementation
por: Sestito, Cristian, et al.
Publicado: (2024)

MX: Enhancing RISC-V's Vector ISA for Ultra-Low Overhead, Energy-Efficient Matrix Multiplication
por: Perotti, Matteo, et al.
Publicado: (2024)

Towards Zero-Stall Matrix Multiplication on Energy-Efficient RISC-V Clusters for Machine Learning Acceleration
por: Colagrande, Luca, et al.
Publicado: (2025)

Systolic Sparse Tensor Slices: FPGA Building Blocks for Sparse and Dense AI Acceleration
por: Taka, Endri, et al.
Publicado: (2025)

A Tensor-Train Decomposition based Compression of LLMs on Group Vector Systolic Accelerator
por: Huang, Sixiao, et al.
Publicado: (2025)

Empowering Vector Architectures for ML: The CAMP Architecture for Matrix Multiplication
por: Nojehdeh, Mohammadreza Esmali, et al.
Publicado: (2025)

bitSMM: A bit-Serial Matrix Multiplication Accelerator
por: Antunes, Pedro, et al.
Publicado: (2026)

BinSparX: Sparsified Binary Neural Networks for Reduced Hardware Non-Idealities in Xbar Arrays
por: Malhotra, Akul, et al.
Publicado: (2024)

A Hybrid-Domain Floating-Point Compute-in-Memory Architecture for Efficient Acceleration of High-Precision Deep Neural Networks
por: Yi, Zhiqiang, et al.
Publicado: (2025)

ONNX-to-Hardware Design Flow for Adaptive Neural-Network Inference on FPGAs
por: Manca, Federico, et al.
Publicado: (2024)

SAFFIRA: a Framework for Assessing the Reliability of Systolic-Array-Based DNN Accelerators
por: Taheri, Mahdi, et al.
Publicado: (2024)

Optimizing Structured-Sparse Matrix Multiplication in RISC-V Vector Processors
por: Titopoulos, Vasileios, et al.
Publicado: (2025)

Transitive Array: An Efficient GEMM Accelerator with Result Reuse
por: Guo, Cong, et al.
Publicado: (2025)

NeuralMatrix: Compute the Entire Neural Networks with Linear Matrix Operations for Efficient Inference
por: Sun, Ruiqi, et al.
Publicado: (2023)

GUST: Graph Edge-Coloring Utilization for Accelerating Sparse Matrix Vector Multiplication
por: Gerami, Armin, et al.
Publicado: (2024)

A Matrix Decomposition Method for Odd-Type Gaussian Normal Basis Multiplication
por: Phalakarn, Kittiphon, et al.
Publicado: (2025)

Fair and Square: Replacing One Real Multiplication with a Single Square and One Complex Multiplication with Three Squares When Performing Matrix Multiplication and Convolutions
por: Liguori, Vincenzo
Publicado: (2026)