Saved in:
| Main Authors: | , , |
|---|---|
| Format: | Preprint |
| Published: |
2024
|
| Subjects: | |
| Online Access: | https://arxiv.org/abs/2411.01552 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| _version_ | 1866916566584524800 |
|---|---|
| author | Mandal, Soumyajit Maj, Piotr Deptuch, Grzegorz W. |
| author_facet | Mandal, Soumyajit Maj, Piotr Deptuch, Grzegorz W. |
| contents | A low-power integer-N frequency synthesizer for flexible on-chip clock generation has been designed in 65 nm CMOS technology. The circuit can be programmed to generate two independent low-jitter clocks between 30 MHz and 3 GHz that are locked a 10-50 MHz reference input. The design uses a phase-locked loop (PLL) with a dual-tuned LC voltage-controlled oscillator (VCO), programmable feedback divider, and dual output dividers. The total power consumption from 1.2 V and 0.8 V supplies is 4.0 mW. Experimental results confirm the functionality of the proposed synthesizer over a wide range of output frequencies. |
| format | Preprint |
| id |
arxiv_https___arxiv_org_abs_2411_01552 |
| institution | arXiv |
| publishDate | 2024 |
| record_format | arxiv |
| spellingShingle | An Integer-N Frequency Synthesizer for Flexible On-Chip Clock Generation Mandal, Soumyajit Maj, Piotr Deptuch, Grzegorz W. Signal Processing High Energy Physics - Experiment A low-power integer-N frequency synthesizer for flexible on-chip clock generation has been designed in 65 nm CMOS technology. The circuit can be programmed to generate two independent low-jitter clocks between 30 MHz and 3 GHz that are locked a 10-50 MHz reference input. The design uses a phase-locked loop (PLL) with a dual-tuned LC voltage-controlled oscillator (VCO), programmable feedback divider, and dual output dividers. The total power consumption from 1.2 V and 0.8 V supplies is 4.0 mW. Experimental results confirm the functionality of the proposed synthesizer over a wide range of output frequencies. |
| title | An Integer-N Frequency Synthesizer for Flexible On-Chip Clock Generation |
| topic | Signal Processing High Energy Physics - Experiment |
| url | https://arxiv.org/abs/2411.01552 |