CXL-DMSim: A Full-System CXL Disaggregated Memory Simulator With Comprehensive Silicon Validation

Fuente: arXiv

Saved in:

Bibliographic Details
Main Authors:	Wang, Yanjing, Wu, Lizhou, Hong, Wentao, Ou, Yang, Wang, Zicong, Gao, Sunfeng, Zhang, Jie, Ma, Sheng, Dong, Dezun, Qi, Xingyun, Lai, Mingche, Xiao, Nong
Format:	Preprint
Published:	2024
Subjects:	Emerging Technologies Hardware Architecture
Online Access:	Acceder al recurso
Tags:	Add Tag No Tags, Be the first to tag this record!

Internet

https://arxiv.org/abs/2411.02282