xeSFQ: Clockless SFQ Logic with Zero Static Power
Fuente:
arXiv
Gespeichert in:
| Hauptverfasser: | , , |
|---|---|
| Format: | Preprint |
| Veröffentlicht: |
2024
|
| Schlagworte: | |
| Online-Zugang: | |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| _version_ | 1866912105950609408 |
|---|---|
| author | Volk, Jennifer Tzimpragos, George Mukhanov, Oleg |
| author_facet | Volk, Jennifer Tzimpragos, George Mukhanov, Oleg |
| contents | ERSFQ circuits eliminate the dominant portion of static power consumption in RSFQ circuits by using current-limiting Josephson junctions and inductors instead of bias resistors. In practice, these junctions still contribute to static power consumption through switching required to correct phase imbalances across the circuit, with their contributions sometimes comparable to dynamic power. This paper presents a new SFQ family variant, called xeSFQ, that combines the clock-free alternating SFQ logic with ERSFQ's biasing. By ensuring a single pulse per line per logical cycle, xeSFQ eliminates even the residual switching due to phase imbalance, achieving truly zero static power consumption. Detailed analog simulations and synthesis results for various circuits, from single gates to ISCAS85 and EPFL benchmarks, validate the above hypothesis and showcase the all-around benefits of the proposed approach. |
| format | Preprint |
| id |
arxiv_https___arxiv_org_abs_2411_03052 |
| institution | arXiv |
| publishDate | 2024 |
| record_format | arxiv |
| spellingShingle | xeSFQ: Clockless SFQ Logic with Zero Static Power Volk, Jennifer Tzimpragos, George Mukhanov, Oleg Applied Physics ERSFQ circuits eliminate the dominant portion of static power consumption in RSFQ circuits by using current-limiting Josephson junctions and inductors instead of bias resistors. In practice, these junctions still contribute to static power consumption through switching required to correct phase imbalances across the circuit, with their contributions sometimes comparable to dynamic power. This paper presents a new SFQ family variant, called xeSFQ, that combines the clock-free alternating SFQ logic with ERSFQ's biasing. By ensuring a single pulse per line per logical cycle, xeSFQ eliminates even the residual switching due to phase imbalance, achieving truly zero static power consumption. Detailed analog simulations and synthesis results for various circuits, from single gates to ISCAS85 and EPFL benchmarks, validate the above hypothesis and showcase the all-around benefits of the proposed approach. |
| title | xeSFQ: Clockless SFQ Logic with Zero Static Power |
| topic | Applied Physics |
| url | https://arxiv.org/abs/2411.03052 |