MetRex: A Benchmark for Verilog Code Metric Reasoning Using LLMs

Documenti analoghi

• VerilogMonkey: Exploring Parallel Scaling for Automated Verilog Code Generation with LLMs
  di: Niu, Juxin, et al.
  Pubblicazione: (2025)
• Approximate Logic Synthesis Using BLASYS
  di: Ma, Jingxiao, et al.
  Pubblicazione: (2025)
• VeriInteresting: An Empirical Study of Model Prompt Interactions in Verilog Code Generation
  di: Collini, Luca, et al.
  Pubblicazione: (2026)
• CraftRTL: High-quality Synthetic Data Generation for Verilog Code Models with Correct-by-Construction Non-Textual Representations and Targeted Code Repair
  di: Liu, Mingjie, et al.
  Pubblicazione: (2024)
• ProtocolLLM: RTL Benchmark for SystemVerilog Generation of Communication Protocols
  di: Sheth, Arnav, et al.
  Pubblicazione: (2025)