Cover Image

Accelerating DNA Read Mapping with Digital Processing-in-Memory

Fuente: arXiv

Saved in:

Bibliographic Details
Main Authors:	Ben-Hur, Rotem, Leitersdorf, Orian, Ronen, Ronny, Goldshmidt, Lidor, Magram, Idan, Kaplun, Lior, Yavitz, Leonid, Kvatinsky, Shahar
Format:	Preprint
Published:	2024
Subjects:	Hardware Architecture Distributed, Parallel, and Cluster Computing Quantitative Methods
Online Access:	Acceder al recurso
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

PyPIM: Integrating Digital Processing-in-Memory from Microarchitectural Design to Python Tensors
by: Leitersdorf, Orian, et al.
Published: (2023)

Bitwise Logic Using Phase Change Memory Devices Based on the Pinatubo Architecture
by: Aflalo, Noa, et al.
Published: (2024)

Preprocessing Methods for Memristive Reservoir Computing for Image Recognition
by: Daniels, Rishona, et al.
Published: (2025)

Transimpedance Amplifier with Automatic Gain Control Based on Memristors for Optical Signal Acquisition
by: Hodisan, Sariel, et al.
Published: (2024)

Assessing the Performance of Stateful Logic in 1-Selector-1-RRAM Crossbar Arrays
by: Tyagi, Arjun, et al.
Published: (2024)

On the Role of Preprocessing and Memristor Dynamics in Reservoir Computing for Image Classification
by: Daniels, Rishona, et al.
Published: (2026)

MetaTrinity: Enabling Fast Metagenomic Classification via Seed Counting and Edit Distance Approximation
by: Gollwitzer, Arvid E., et al.
Published: (2023)

SequenceLab: A Comprehensive Benchmark of Computational Methods for Comparing Genomic Sequences
by: Rumpf, Maximilian-David, et al.
Published: (2023)

VVTEAM: A Compact Behavioral Model for Volatile Memristors
by: Patni, Tanay, et al.
Published: (2024)

IMPACT:InMemory ComPuting Architecture Based on Y-FlAsh Technology for Coalesced Tsetlin Machine Inference
by: Ghazal, Omar, et al.
Published: (2024)

Accelerating Seed Location Filtering in DNA Read Mapping Using a Commercial Compute-in-SRAM Architecture
by: Golden, Courtney, et al.
Published: (2024)

A decentralized future for the open-science databases
by: Sharma, Gaurav, et al.
Published: (2025)

RCW-CIM: A Digital CIM-based LLM Accelerator with Read-Compute/Write
by: Guo, Yan-Cheng, et al.
Published: (2026)

Modeling Analog-Digital-Converter Energy and Area for Compute-In-Memory Accelerator Design
by: Andrulis, Tanner, et al.
Published: (2024)

In-Pipeline Integration of Digital In-Memory-Computing into RISC-V Vector Architecture to Accelerate Deep Learning
by: Spagnolo, Tommaso, et al.
Published: (2026)

HCiM: ADC-Less Hybrid Analog-Digital Compute in Memory Accelerator for Deep Learning Workloads
by: Negi, Shubham, et al.
Published: (2024)

GenPairX: A Hardware-Algorithm Co-Designed Accelerator for Paired-End Read Mapping
by: Eudine, Julien, et al.
Published: (2026)

Fast-OverlaPIM: A Fast Overlap-driven Mapping Framework for Processing In-Memory Neural Network Acceleration
by: Wang, Xuan, et al.
Published: (2024)

ROMA: a Read-Only-Memory-based Accelerator for QLoRA-based On-Device LLM
by: Wang, Wenqiang, et al.
Published: (2025)

TOM: A Ternary Read-only Memory Accelerator for LLM-powered Edge Intelligence
by: Guan, Hongyi, et al.
Published: (2026)

Bancroft: Genomics Acceleration Beyond On-Device Memory
by: Lim, Se-Min, et al.
Published: (2025)

IMAGine: An In-Memory Accelerated GEMV Engine Overlay
by: Kabir, MD Arafat, et al.
Published: (2024)

ADS-IMC: Accelerating Data Sorting with In-Memory Computation
by: Dhakad, Narendra Singh, et al.
Published: (2026)

Optimized Spatial Architecture Mapping Flow for Transformer Accelerators
by: Xu, Haocheng, et al.
Published: (2024)

AME-PIM: Can Memory be Your Next Tensor Accelerator?
by: Venieri, Emanuele, et al.
Published: (2026)

PIMCOMP: An End-to-End DNN Compiler for Processing-In-Memory Accelerators
by: Sun, Xiaotian, et al.
Published: (2024)

Generalized Ping-Pong: Off-Chip Memory Bandwidth Centric Pipelining Strategy for Processing-In-Memory Accelerators
by: Wang, Ruibao, et al.
Published: (2024)

CuLD: Current-Limiting Differential Reading Circuit for Current-Based Compute-in-Memory
by: Uenohara, Seiji, et al.
Published: (2025)

Memory-Guided Unified Hardware Accelerator for Mixed-Precision Scientific Computing
by: Wang, Chuanzhen, et al.
Published: (2026)

PIMSIM-NN: An ISA-based Simulation Framework for Processing-in-Memory Accelerators
by: Wang, Xinyu, et al.
Published: (2024)

AccelCIM: Systematic Dataflow Exploration for SRAM Compute-in-Memory Accelerator
by: Xue, Chenhao, et al.
Published: (2026)

AutoRAC: Automated Processing-in-Memory Accelerator Design for Recommender Systems
by: Cheng, Feng, et al.
Published: (2025)

PIM-GPT: A Hybrid Process-in-Memory Accelerator for Autoregressive Transformers
by: Wu, Yuting, et al.
Published: (2023)

IANUS: Integrated Accelerator based on NPU-PIM Unified Memory System
by: Seo, Minseok, et al.
Published: (2024)

Xpikeformer: Hybrid Analog-Digital Hardware Acceleration for Spiking Transformers
by: Song, Zihang, et al.
Published: (2024)

Limited Read-Write/Set Hardware Transactional Memory without modifying the ISA or the Coherence Protocol
by: Kafousis, Konstantinos
Published: (2025)

GOMA: Geometrically Optimal Mapping via Analytical Modeling for Spatial Accelerators
by: Yang, Wulve, et al.
Published: (2026)

Accelerating Multi-Scale Deformable Attention Using Near-Memory-Processing Architecture
by: Li, Huize, et al.
Published: (2026)

MIREDO: MIP-Driven Resource-Efficient Dataflow Optimization for Computing-in-Memory Accelerator
by: He, Xiaolin, et al.
Published: (2025)

HPIM: Heterogeneous Processing-In-Memory-based Accelerator for Large Language Models Inference
by: Duan, Cenlin, et al.
Published: (2025)