Image de couverture de livre

FQsun: A Configurable Wave Function-Based Quantum Emulator for Power-Efficient Quantum Simulations

Fuente: arXiv

Enregistré dans:

Détails bibliographiques
Auteurs principaux:	Vu, Tuan Hai, Le, Vu Trung Duong, Pham, Hoai Luan, Nguyen, Quoc Chuong, Nakashima, Yasuhiko
Format:	Preprint
Publié:	2024
Sujets:	Quantum Physics Hardware Architecture
Accès en ligne:	Acceder al recurso
Tags:	Ajouter un tag Pas de tags, Soyez le premier à ajouter un tag!

Documents similaires

Theoretical Analysis of the Efficient-Memory Matrix Storage Method for Quantum Emulation Accelerators with Gate Fusion on FPGAs
par: Le, Tran Xuan Hieu, et autres
Publié: (2024)

Crypto-RV: High-Efficiency FPGA-Based RISC-V Cryptographic Co-Processor for IoT Security
par: Pham, Anh Kiet, et autres
Publié: (2026)

Exploring the Limitations of Kolmogorov-Arnold Networks in Classification: Insights to Software Training and Hardware Implementation
par: Tran, Van Duy, et autres
Publié: (2024)

AES-RV: Hardware-Efficient RISC-V Accelerator with Low-Latency AES Instruction Extension for IoT Security
par: Nguyen, Van Tinh, et autres
Publié: (2025)

A Protocol-Aware P4 Pipeline for MQTT Security and Anomaly Mitigation in Edge IoT Systems
par: Binh, Bui Ngoc Thanh, et autres
Publié: (2026)

HPQEA: A Scalable and High-Performance Quantum Emulator with High-Bandwidth Memory for Diverse Algorithms Support
par: Van Duy, Tran, et autres
Publié: (2025)

Energy-Efficient Hardware Acceleration of Whisper ASR on a CGLA
par: Ando, Takuto, et autres
Publié: (2025)

Efficient Kernel Mapping and Comprehensive System Evaluation of LLM Acceleration on a CGLA
par: Ando, Takuto, et autres
Publié: (2025)

QEA: An Accelerator for Quantum Circuit Simulation with Resources Efficiency and Flexibility
par: Tran, Van Duy, et autres
Publié: (2025)

Implementation and Evaluation of Stable Diffusion on a General-Purpose CGLA Accelerator
par: Ando, Takuto, et autres
Publié: (2025)

Parallelizing the stabilizer formalism for quantum machine learning applications
par: Hai, Vu Tuan, et autres
Publié: (2025)

Transfer-Based Strategies for Multi-Target Quantum Optimization
par: Hai, Vu Tuan, et autres
Publié: (2025)

Invited Paper: FEMU: An Open-Source and Configurable Emulation Framework for Prototyping TinyAI Heterogeneous Systems
par: Machetti, Simone, et autres
Publié: (2025)

Qimax: Efficient quantum simulation via GPU-accelerated extended stabilizer formalism
par: Hai, Vu Tuan, et autres
Publié: (2025)

Systolic Array Acceleration of Diagonal-Optimized Sparse-Sparse Matrix Multiplication for Efficient Quantum Simulation
par: Su, Yuchao, et autres
Publié: (2025)

DiffPlace: A Conditional Diffusion Framework for Simultaneous VLSI Placement Beyond Sequential Paradigms
par: Trung, Kien Le, et autres
Publié: (2025)

Energy-Efficient p-Bit-Based Fully-Connected Quantum-Inspired Simulated Annealer with Dual BRAM Architecture
par: Onizawa, Naoya, et autres
Publié: (2026)

ControlPULP: A RISC-V On-Chip Parallel Power Controller for Many-Core HPC Processors with FPGA-Based Hardware-In-The-Loop Power and Thermal Emulation
par: Ottaviano, Alessandro, et autres
Publié: (2023)

Linear Complexity Fermionic Simulation on Quantum Devices with Hardware Connectivity Constraints
par: Gao, Xiangyu, et autres
Publié: (2026)

Dynamic Power Control in a Hardware Neural Network with Error-Configurable MAC Units
par: Ghaderi, Maedeh, et autres
Publié: (2024)

Implementation and Optimization of HQC Decoding on NPU-Integrated Devices
par: Chau, Vu Minh, et autres
Publié: (2026)

FPGA-based Hyrbid Memory Emulation System
par: Wen, Fei, et autres
Publié: (2020)

EMiX: Emulating Beyond Single-FPGA Limits
par: Kropotov, Alexander, et autres
Publié: (2026)

X-HEEP: An Open-Source, Configurable and Extendible RISC-V Microcontroller for the Exploration of Ultra-Low-Power Edge Accelerators
par: Machetti, Simone, et autres
Publié: (2024)

PACOX: A FPGA-based Pauli Composer Accelerator for Pauli String Computation
par: Le, Tran Xuan Hieu, et autres
Publié: (2026)

FERIVer: An FPGA-assisted Emulated Framework for RTL Verification of RISC-V Processors
par: Qin, Kun, et autres
Publié: (2025)

Bi-SamplerZ: A Hardware-Efficient Gaussian Sampler Architecture for Quantum-Resistant Falcon Signatures
par: Zhao, Binke, et autres
Publié: (2025)

Late Breaking Result: FPGA-Based Emulation and Fault Injection for CNN Inference Accelerators
par: Masar, Filip, et autres
Publié: (2025)

Late Breaking Results: CHESSY: Coupled Hybrid Emulation with SystemC-FPGA Synchronization
par: Ruotolo, Lorenzo, et autres
Publié: (2026)

FPGA-based Emulation and Device-Side Management for CXL-based Memory Tiering Systems
par: Chen, Yiqi, et autres
Publié: (2025)

FASE: FPGA-Assisted Syscall Emulation for Rapid End-to-End Processor Performance Validation
par: Meng, Chengzhen, et autres
Publié: (2025)

A Power-Efficient Hardware Implementation of L-Mul
par: Chen, Ruiqi, et autres
Publié: (2024)

ZynqParrot: A Scale-Down Approach to Cycle-Accurate, FPGA-Accelerated Co-Emulation
par: Ruelas-Petrisko, Daniel, et autres
Publié: (2025)

A Scalable FPGA Architecture for Quantum Computing Simulation
par: Belfore II, Lee A.
Publié: (2024)

Implementation of Compute Intensive Algorithms on Software Configurable Processor
par: Ganesha, et autres
Publié: (2025)

FETTA: Flexible and Efficient Hardware Accelerator for Tensorized Neural Network Training
par: Lu, Jinming, et autres
Publié: (2025)

ERASER: Efficient RTL FAult Simulation Framework with Trimmed Execution Redundancy
par: Tang, Jiaping, et autres
Publié: (2025)

Image processing Application Development on Software Configurable Processor Array
par: Prabhu, Ganesh, et autres
Publié: (2025)

Taming Performance Variability caused by Client-Side Hardware Configuration
par: Antoniou, Georgia, et autres
Publié: (2024)

An FPGA Compiler for On-the-Fly Adaptive CNN Deployment and Reconfiguration
par: Mazouz, Alaa, et autres
Publié: (2025)