Imagen de Portada

Multi-Dimensional Reconfigurable, Physically Composable Hybrid Diffractive Optical Neural Network

Fuente: arXiv

Guardado en:

Detalles Bibliográficos
Autores principales:	Yin, Ziang, Yao, Yu, Zhang, Jeff, Gu, Jiaqi
Formato:	Preprint
Publicado:	2024
Materias:	Optics Artificial Intelligence Hardware Architecture
Acceso en línea:	Acceder al recurso
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

Democratizing Electronic-Photonic AI Systems: An Open-Source AI-Infused Cross-Layer Co-Design and Design Automation Toolflow
por: Zhou, Hongjian, et al.
Publicado: (2025)

Toward Large-Scale Photonics-Empowered AI Systems: From Physical Design Automation to System-Algorithm Co-Exploration
por: Yin, Ziang, et al.
Publicado: (2025)

SimPhony: A Device-Circuit-Architecture Cross-Layer Modeling and Simulation Framework for Heterogeneous Electronic-Photonic AI System
por: Yin, Ziang, et al.
Publicado: (2024)

Harnessing Photonics for Machine Intelligence
por: Zhu, Hanqing, et al.
Publicado: (2026)

Revisit Choice Network for Synthesis and Technology Mapping
por: Chen, Chen, et al.
Publicado: (2025)

ReDON: Recurrent Diffractive Optical Neural Processor with Reconfigurable Self-Modulated Nonlinearity
por: Yin, Ziang, et al.
Publicado: (2026)

GRAU: Generic Reconfigurable Activation Unit Design for Neural Network Hardware Accelerators
por: Liu, Yuhao, et al.
Publicado: (2026)

AI Agents for Photonic Integrated Circuit Design Automation
por: Sharma, Ankita, et al.
Publicado: (2025)

Lightening-Transformer: A Dynamically-operated Optically-interconnected Photonic Transformer Accelerator
por: Zhu, Hanqing, et al.
Publicado: (2023)

Experimental Demonstration of an Optical Neural PDE Solver via On-Chip PINN Training
por: Zhao, Yequan, et al.
Publicado: (2025)

Differentiable Initialization-Accelerated CPU-GPU Hybrid Combinatorial Scheduling
por: Liu, Mingju, et al.
Publicado: (2026)

e-boost: Boosted E-Graph Extraction with Adaptive Heuristics and Exact Solving
por: Yin, Jiaqi, et al.
Publicado: (2025)

FlexLLM: Composable HLS Library for Flexible Hybrid LLM Accelerator Design
por: Zhang, Jiahao, et al.
Publicado: (2026)

Bitwise Systolic Array Architecture for Runtime-Reconfigurable Multi-precision Quantized Multiplication on Hardware Accelerators
por: Liu, Yuhao, et al.
Publicado: (2026)

Comprehensive Design Space Exploration for Tensorized Neural Network Hardware Accelerators
por: Zhang, Jinsong, et al.
Publicado: (2025)

Optimizing Neural Networks with Learnable Non-Linear Activation Functions via Lookup-Based FPGA Acceleration
por: Yin, Mengyuan, et al.
Publicado: (2025)

Mixed-precision Neural Networks on RISC-V Cores: ISA extensions for Multi-Pumped Soft SIMD Operations
por: Armeniakos, Giorgos, et al.
Publicado: (2024)

Accelerating MRI Uncertainty Estimation with Mask-based Bayesian Neural Network
por: Zhang, Zehuan, et al.
Publicado: (2024)

Versatile silicon integrated photonic processor: a reconfigurable solution for next-generation AI clusters
por: Zhu, Ying, et al.
Publicado: (2025)

BF-IMNA: A Bit Fluid In-Memory Neural Architecture for Neural Network Acceleration
por: Rakka, Mariam, et al.
Publicado: (2024)

A Reconfigurable Multiplier Architecture for Error-Resilient Applications in RISC-V Core
por: Jaswal, Pragun, et al.
Publicado: (2026)

Phi: Leveraging Pattern-based Hierarchical Sparsity for High-Efficiency Spiking Neural Networks
por: Wei, Chiyue, et al.
Publicado: (2025)

PRISM: Breaking the O(n) Memory Wall in Long-Context LLM Inference via O(1) Photonic Block Selection
por: Park, Hyoseok, et al.
Publicado: (2026)

BiKA: Kolmogorov-Arnold-Network-inspired Ultra Lightweight Neural Network Hardware Accelerator
por: Liu, Yuhao, et al.
Publicado: (2026)

Monitor Placement for Fault Localization in Deep Neural Network Accelerators
por: Liu, Wei-Kai
Publicado: (2023)

Low Power Approximate Multiplier Architecture for Deep Neural Networks
por: Jaswal, Pragun, et al.
Publicado: (2025)

HiAER-Spike Software-Hardware Reconfigurable Platform for Event-Driven Neuromorphic Computing at Scale
por: Frank, Gwenevere, et al.
Publicado: (2026)

Row-Column Hybrid Grouping for Fault-Resilient Multi-Bit Weight Representation on IMC Arrays
por: Jeon, Kang Eun, et al.
Publicado: (2025)

A Configurable and Efficient Memory Hierarchy for Neural Network Hardware Accelerator
por: Bause, Oliver, et al.
Publicado: (2024)

FPGA Resource-aware Structured Pruning for Real-Time Neural Networks
por: Ramhorst, Benjamin, et al.
Publicado: (2023)

FPGA-Based Neural Network Accelerators for Space Applications: A Survey
por: Antunes, Pedro, et al.
Publicado: (2025)

Differentiable Combinatorial Scheduling at Scale
por: Liu, Mingju, et al.
Publicado: (2024)

HAVEN: Hybrid Automated Verification ENgine for UVM Testbench Synthesis with LLMs
por: Meng, Chang-Chih, et al.
Publicado: (2026)

Sparsity-Aware Hardware-Software Co-Design of Spiking Neural Networks: An Overview
por: Aliyev, Ilkin, et al.
Publicado: (2024)

Enhancing LUT-based Deep Neural Networks Inference through Architecture and Connectivity Optimization
por: Lou, Binglei, et al.
Publicado: (2026)

SparseLUT: Sparse Connectivity Optimization for Lookup Table-based Deep Neural Networks
por: Lou, Binglei, et al.
Publicado: (2025)

Embedded FPGA Acceleration of Brain-Like Neural Networks: Online Learning to Scalable Inference
por: Hafiz, Muhammad Ihsan Al, et al.
Publicado: (2025)

Adaptive Robotic Arm Control with a Spiking Recurrent Neural Network on a Digital Accelerator
por: Linares-Barranco, Alejandro, et al.
Publicado: (2024)

Shavette: Low Power Neural Network Acceleration via Algorithm-level Error Detection and Undervolting
por: Rinkinen, Mikael, et al.
Publicado: (2024)

The Data Conversion Bottleneck in Analog Computing Accelerators
por: Meech, James T., et al.
Publicado: (2023)