Imagen de Portada

MANTIS: A Mixed-Signal Near-Sensor Convolutional Imager SoC Using Charge-Domain 4b-Weighted 5-to-84-TOPS/W MAC Operations for Feature Extraction and Region-of-Interest Detection

Fuente: arXiv

Guardado en:

Detalles Bibliográficos
Autores principales:	Lefebvre, Martin, Bol, David
Formato:	Preprint
Publicado:	2024
Materias:	Hardware Architecture B.7.0
Acceso en línea:	Acceder al recurso
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

IMAGINE: An 8-to-1b 22nm FD-SOI Compute-In-Memory CNN Accelerator With an End-to-End Analog Charge-Based 0.15-8POPS/W Macro Featuring Distribution-Aware Data Reshaping
por: Kneip, Adrian, et al.
Publicado: (2024)

A 2.5-nA Area-Efficient Temperature-Independent 176-/82-ppm/°C CMOS-Only Current Reference in 0.11-$μ$m Bulk and 22-nm FD-SOI
por: Lefebvre, Martin, et al.
Publicado: (2024)

A nA-Range Area-Efficient Sub-100-ppm/°C Peaking Current Reference Using Forward Body Biasing in 0.11-$μ$m Bulk and 22-nm FD-SOI
por: Lefebvre, Martin, et al.
Publicado: (2024)

TOP: Towards Open & Predictable Heterogeneous SoCs
por: Valente, Luca, et al.
Publicado: (2024)

Tensor Manipulation Unit (TMU): Reconfigurable, Near-Memory Tensor Manipulation for High-Throughput AI SoC
por: Zhou, Weiyu, et al.
Publicado: (2025)

A 1.1- / 0.9-nA Temperature-Independent 213- / 565-ppm/$^\circ$C Self-Biased CMOS-Only Current Reference in 65-nm Bulk and 22-nm FDSOI
por: Lefebvre, Martin, et al.
Publicado: (2023)

Teardown Analysis of Samsung S20 Exynos 990 SoC
por: Jadoon, Nabeel Ahmad Khan, et al.
Publicado: (2025)

FSL-HDnn: A 5.7 TOPS/W End-to-end Few-shot Learning Classifier Accelerator with Feature Extraction and Hyperdimensional Computing
por: Yang, Haichao, et al.
Publicado: (2024)

System-Level Isolation for Mixed-Criticality RISC-V SoCs: A "World" Reality Check
por: Cunha, Luis, et al.
Publicado: (2026)

A High-Efficiency SoC for Next-Generation Mobile DNA Sequencing
por: Beyene, Abel, et al.
Publicado: (2025)

XtraMAC: An Efficient MAC Architecture for Mixed-Precision LLM Inference on FPGA
por: Yu, Feng, et al.
Publicado: (2026)

SoCks - Simplifying Firmware and Software Integration for Heterogeneous SoCs
por: Fuchs, Marvin, et al.
Publicado: (2025)

Non-interfering On-line and In-field SoC Testing
por: Strauch, Tobias
Publicado: (2024)

Bare-Metal RISC-V + NVDLA SoC for Efficient Deep Learning Inference
por: Kumar, Vineet, et al.
Publicado: (2025)

Combining Fault Tolerance Techniques and COTS SoC Accelerators for Payload Processing in Space
por: Leon, Vasileios, et al.
Publicado: (2025)

Opto-ViT: Architecting a Near-Sensor Region of Interest-Aware Vision Transformer Accelerator with Silicon Photonics
por: Morsali, Mehrdad, et al.
Publicado: (2025)

A Prototype-Based Framework to Design Scalable Heterogeneous SoCs with Fine-Grained DFS
por: Montanaro, Gabriele, et al.
Publicado: (2024)

Implementing and Optimizing an Open-Source SD-card Host Controller for RISC-V SoCs
por: Vanoni, Axel, et al.
Publicado: (2026)

Evaluating IOMMU-Based Shared Virtual Addressing for RISC-V Embedded Heterogeneous SoCs
por: Koenig, Cyril, et al.
Publicado: (2025)

Sequencing on Silicon: AI SoC Design for Mobile Genomics at the Edge
por: Magierowski, Sebastian, et al.
Publicado: (2025)

Chiplet-Based RISC-V SoC with Modular AI Acceleration
por: Bharadwaj, Suhas Suresh, et al.
Publicado: (2025)

A Reliable, Time-Predictable Heterogeneous SoC for AI-Enhanced Mixed-Criticality Edge Applications
por: Garofalo, Angelo, et al.
Publicado: (2025)

NeCTAr: A Heterogeneous RISC-V SoC for Language Model Inference in Intel 16
por: Schmulbach, Viansa, et al.
Publicado: (2025)

Fused-Tiled Layers: Minimizing Data Movement on RISC-V SoCs with Software-Managed Caches
por: Jung, Victor J. B., et al.
Publicado: (2025)

Apple vs. Oranges: Evaluating the Apple Silicon M-Series SoCs for HPC Performance and Efficiency
por: Hübner, Paul, et al.
Publicado: (2025)

HULK-V: a Heterogeneous Ultra-low-power Linux capable RISC-V SoC
por: Valente, Luca, et al.
Publicado: (2022)

From Circuits to SoC Processors: Arithmetic Approximation Techniques & Embedded Computing Methodologies for DSP Acceleration
por: Leon, Vasileios
Publicado: (2023)

Development of High-Performance DSP Algorithms on the European Rad-Hard NG-ULTRA SoC FPGA
por: Leon, Vasileios, et al.
Publicado: (2024)

Embedded Graph Convolutional Networks for Real-Time Event Data Processing on SoC FPGAs
por: Jeziorek, Kamil, et al.
Publicado: (2024)

HEEPidermis: a versatile SoC for BioZ recording
por: Sapriza, Juan, et al.
Publicado: (2025)

IMS: Intelligent Hardware Monitoring System for Secure SoCs
por: Foudhaili, Wadid, et al.
Publicado: (2026)

Siracusa: A 16 nm Heterogenous RISC-V SoC for Extended Reality with At-MRAM Neural Engine
por: Prasad, Arpan Suravi, et al.
Publicado: (2023)

Basilisk: An End-to-End Open-Source Linux-Capable RISC-V SoC in 130nm CMOS
por: Scheffler, Paul, et al.
Publicado: (2024)

A Heterogeneous RISC-V based SoC for Secure Nano-UAV Navigation
por: Valente, Luca, et al.
Publicado: (2024)

A RISC-V Multicore and GPU SoC Platform with a Qualifiable Software Stack for Safety Critical Systems
por: Bonet, Marc Solé i, et al.
Publicado: (2025)

SSRESF: Sensitivity-aware Single-particle Radiation Effects Simulation Framework in SoC Platforms based on SVM Algorithm
por: Liu, Meng, et al.
Publicado: (2024)

Basilisk: Achieving Competitive Performance with Open EDA Tools on an Open-Source Linux-Capable RISC-V SoC
por: Sauter, Phillippe, et al.
Publicado: (2024)

Who Checks the Checker? Enhancing Component-level Architectural SEU Fault Tolerance for End-to-End SoC Protection
por: Rogenmoser, Michael, et al.
Publicado: (2026)

PEFSL: A deployment Pipeline for Embedded Few-Shot Learning on a FPGA SoC
por: Ribeiro, Lucas Grativol, et al.
Publicado: (2024)

Designing Secure Interconnects for Modern Microelectronics: From SoCs to Emerging Chiplet-Based Architectures
por: Halder, Dipal
Publicado: (2023)