CorrectBench: Automatic Testbench Generation with Functional Self-Correction using LLMs for HDL Design

Documenti analoghi

• AutoBench: Automatic Testbench Generation and Evaluation Using LLMs for HDL Design
  di: Qiu, Ruidi, et al.
  Pubblicazione: (2024)
• CorrectHDL: Agentic HDL Design with LLMs Leveraging High-Level Synthesis as Reference
  di: Xu, Kangwei, et al.
  Pubblicazione: (2025)
• HLSTester: Efficient Testing of Behavioral Discrepancies with LLMs for High-Level Synthesis
  di: Xu, Kangwei, et al.
  Pubblicazione: (2025)
• VFocus: Better Verilog Generation from Large Language Model via Focused Reasoning
  di: Zhao, Zhuorui, et al.
  Pubblicazione: (2025)
• Log Parsing using LLMs with Self-Generated In-Context Learning and Self-Correction
  di: Wu, Yifan, et al.
  Pubblicazione: (2024)