Image de couverture de livre

PIMCOMP: An End-to-End DNN Compiler for Processing-In-Memory Accelerators

Fuente: arXiv

Enregistré dans:

Détails bibliographiques
Auteurs principaux:	Sun, Xiaotian, Wang, Xinyu, Li, Wanqian, Han, Yinhe, Chen, Xiaoming
Format:	Preprint
Publié:	2024
Sujets:	Hardware Architecture
Accès en ligne:	Acceder al recurso
Tags:	Ajouter un tag Pas de tags, Soyez le premier à ajouter un tag!

Documents similaires

PIMSYN: Synthesizing Processing-in-memory CNN Accelerators
par: Li, Wanqian, et autres
Publié: (2024)

PIMSIM-NN: An ISA-based Simulation Framework for Processing-in-Memory Accelerators
par: Wang, Xinyu, et autres
Publié: (2024)

Be CIM or Be Memory: A Dual-mode-aware DNN Compiler for CIM Accelerators
par: Zhao, Shixin, et autres
Publié: (2025)

PowerFlow-DNN: Compiler-Directed Fine-Grained Power Orchestration for End-to-End Edge AI Inference
par: Chen, Paul, et autres
Publié: (2026)

Voyager: An End-to-End Framework for Design-Space Exploration and Generation of DNN Accelerators
par: Prabhu, Kartik, et autres
Publié: (2025)

End-to-End Transformer Acceleration Through Processing-in-Memory Architectures
par: Yang, Xiaoxuan, et autres
Publié: (2025)

Efficient yet Accurate End-to-End SC Accelerator Design
par: Li, Meng, et autres
Publié: (2024)

Mamba-X: An End-to-End Vision Mamba Accelerator for Edge Computing Devices
par: Yoon, Dongho, et autres
Publié: (2025)

ODMA: On-Demand Memory Allocation Strategy for LLM Serving on LPDDR-Class Accelerators
par: Zou, Guoqiang, et autres
Publié: (2025)

CIMR-V: An End-to-End SRAM-based CIM Accelerator with RISC-V for AI Edge Device
par: and, Yan-Cheng Guo, et autres
Publié: (2025)

Instruction-Based Coordination of Heterogeneous Processing Units for Acceleration of DNN Inference
par: Petropoulos, Anastasios, et autres
Publié: (2025)

HyperCroc: End-to-End Open-Source RISC-V MCU with a Plug-In Interface for Domain-Specific Accelerators
par: Sauter, Philippe, et autres
Publié: (2026)

METRO: A Software-Hardware Co-Design of Interconnections for Spatial DNN Accelerators
par: Wang, Zhao, et autres
Publié: (2021)

FIXME: Towards End-to-End Benchmarking of LLM-Aided Design Verification
par: Wan, Gwok-Waa, et autres
Publié: (2025)

FASE: FPGA-Assisted Syscall Emulation for Rapid End-to-End Processor Performance Validation
par: Meng, Chengzhen, et autres
Publié: (2025)

ENFOR-SA: End-to-end Cross-layer Transient Fault Injector for Efficient and Accurate DNN Reliability Assessment on Systolic Arrays
par: Tonetto, Rafael Billig, et autres
Publié: (2026)

DORA: Dataflow-Instruction Orchestration Architecture for DNN Acceleration
par: Chen, Xingzhen, et autres
Publié: (2026)

Accelerating Multi-Scale Deformable Attention Using Near-Memory-Processing Architecture
par: Li, Huize, et autres
Publié: (2026)

Bit Transition Reduction by Data Transmission Ordering in NoC-based DNN Accelerator
par: Chen, Yizhi, et autres
Publié: (2025)

AutoRAC: Automated Processing-in-Memory Accelerator Design for Recommender Systems
par: Cheng, Feng, et autres
Publié: (2025)

MemIntelli: A Generic End-to-End Simulation Framework for Memristive Intelligent Computing
par: Zhou, Houji, et autres
Publié: (2025)

PiC-BNN: A 128-kbit 65 nm Processing-in-CAM-Based End-to-End Binary Neural Network Accelerator
par: Harary, Yuval, et autres
Publié: (2026)

FADiff: Fusion-Aware Differentiable Optimization for DNN Scheduling on Tensor Accelerators
par: Jia, Shuao, et autres
Publié: (2025)

ESACT: An End-to-End Sparse Accelerator for Compute-Intensive Transformers via Local Similarity
par: Liu, Hongxiang, et autres
Publié: (2025)

Travel Time Based Task Mapping for NoC-Based DNN Accelerator
par: Chen, Yizhi, et autres
Publié: (2024)

Heterogeneous Memory Design Exploration for AI Accelerators with a Gain Cell Memory Compiler
par: Wang, Xinxin, et autres
Publié: (2026)

Ironman: Accelerating Oblivious Transfer Extension for Privacy-Preserving AI with Near-Memory Processing
par: Lin, Chenqi, et autres
Publié: (2025)

FILCO: Flexible Composing Architecture with Real-Time Reconfigurability for DNN Acceleration
par: Chen, Xingzhen, et autres
Publié: (2026)

HSCO-Bench: An Agent-Driven End-to-End Hardware-Software Co-design Benchmark for Systems-on-Chip
par: Tsai, Pei-Huan, et autres
Publié: (2026)

TeLLMe v2: An Efficient End-to-End Ternary LLM Prefill and Decode Accelerator with Table-Lookup Matmul on Edge FPGAs
par: Qiao, Ye, et autres
Publié: (2025)

SeDA: Secure and Efficient DNN Accelerators with Hardware/Software Synergy
par: Xuan, Wei, et autres
Publié: (2025)

SimulatorCoder: DNN Accelerator Simulator Code Generation and Optimization via Large Language Models
par: Xia, Yuhuan, et autres
Publié: (2026)

DiffuSE: Cross-Layer Design Space Exploration of DNN Accelerator via Diffusion-Driven Optimization
par: Ren, Yi, et autres
Publié: (2025)

T-MAN: Enabling End-to-End Low-Bit LLM Inference on NPUs via Unified Table Lookup
par: Wei, Jianyu, et autres
Publié: (2025)

An End-to-End DNN Inference Framework for the SpiNNaker2 Neuromorphic MPSoC
par: Jobst, Matthias, et autres
Publié: (2025)

AutoGNN: End-to-End Hardware-Driven Graph Preprocessing for Enhanced GNN Performance
par: Kang, Seungkwan, et autres
Publié: (2026)

Towards an End-To-End System for Real-Time Gesture Recognition from Surface Vibrations
par: Hettstedt, Florian, et autres
Publié: (2026)

MCMComm: Hardware-Software Co-Optimization for End-to-End Communication in Multi-Chip-Modules
par: Raj, Ritik, et autres
Publié: (2025)

SLDB: An End-To-End Heterogeneous System-on-Chip Benchmark Suite for LLM-Aided Design
par: Alvanaki, Elisavet Lydia, et autres
Publié: (2025)

Who Checks the Checker? Enhancing Component-level Architectural SEU Fault Tolerance for End-to-End SoC Protection
par: Rogenmoser, Michael, et autres
Publié: (2026)