Systolic Arrays and Structured Pruning Co-design for Efficient Transformers in Edge Systems

Documenti analoghi

• X-HEEP: An Open-Source, Configurable and Extendible RISC-V Platform for TinyAI Applications
  di: Machetti, Simone, et al.
  Pubblicazione: (2025)
• Exploiting pre-optimized kernels with polyhedral transformations for CGRA compilation
  di: Wang, Yuxuan, et al.
  Pubblicazione: (2026)
• Error Checking for Sparse Systolic Tensor Arrays
  di: Peltekis, Christodoulos, et al.
  Pubblicazione: (2024)
• e-GPU: An Open-Source and Configurable RISC-V Graphic Processing Unit for TinyAI Applications
  di: Machetti, Simone, et al.
  Pubblicazione: (2025)
• Systolic Array Data Flows for Efficient Matrix Multiplication in Deep Neural Networks
  di: Raja, Tejas
  Pubblicazione: (2024)