Timing-driven Approximate Logic Synthesis Based on Double-chase Grey Wolf Optimizer

Documenti analoghi

• Learning-driven Physically-aware Large-scale Circuit Gate Sizing
  di: Ye, Yuyang, et al.
  Pubblicazione: (2024)
• CPPL: A Circuit Prompt Programming Language
  di: Yin, Shuo, et al.
  Pubblicazione: (2026)
• ML-based AIG Timing Prediction to Enhance Logic Optimization
  di: Jiang, Wenjing, et al.
  Pubblicazione: (2024)
• A Systematic Approach for Multi-objective Double-side Clock Tree Synthesis
  di: Jiang, Xun, et al.
  Pubblicazione: (2025)
• E-morphic: Scalable Equality Saturation for Structural Exploration in Logic Synthesis
  di: Chen, Chen, et al.
  Pubblicazione: (2025)