Image de couverture de livre

Timing-driven Approximate Logic Synthesis Based on Double-chase Grey Wolf Optimizer

Fuente: arXiv

Enregistré dans:

Détails bibliographiques
Auteurs principaux:	Hu, Xiangfei, Ye, Yuyang, Chen, Tinghuan, Yan, Hao, Yu, Bei
Format:	Preprint
Publié:	2024
Sujets:	Hardware Architecture
Accès en ligne:	Acceder al recurso
Tags:	Ajouter un tag Pas de tags, Soyez le premier à ajouter un tag!

Documents similaires

Learning-driven Physically-aware Large-scale Circuit Gate Sizing
par: Ye, Yuyang, et autres
Publié: (2024)

CPPL: A Circuit Prompt Programming Language
par: Yin, Shuo, et autres
Publié: (2026)

ML-based AIG Timing Prediction to Enhance Logic Optimization
par: Jiang, Wenjing, et autres
Publié: (2024)

A Systematic Approach for Multi-objective Double-side Clock Tree Synthesis
par: Jiang, Xun, et autres
Publié: (2025)

E-morphic: Scalable Equality Saturation for Structural Exploration in Logic Synthesis
par: Chen, Chen, et autres
Publié: (2025)

QUADOL: A Quality-Driven Approximate Logic Synthesis Method Exploiting Dual-Output LUTs for Modern FPGAs
par: Shi, Jian, et autres
Publié: (2024)

PipeRTL: Timing-Aware Pipeline Optimization at IR-Level for RTL Generation
par: Yin, Shuo, et autres
Publié: (2026)

Conditional Flood Fill Method in Logic Synthesis
par: Yang, Shitian, et autres
Publié: (2023)

SmaRTLy: RTL Optimization with Logic Inferencing and Structural Rebuilding
par: Li, Chengxi, et autres
Publié: (2025)

E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis
par: Chen, Chen, et autres
Publié: (2024)

Synthesis of Resource-Efficient Superconducting Circuits with Clock-Free Alternating Logic
par: Volk, Jennifer, et autres
Publié: (2024)

PD-Swap: Prefill-Decode Logic Swapping for End-to-End LLM Inference on Edge FPGAs via Dynamic Partial Reconfiguration
par: Zhang, Yifan, et autres
Publié: (2025)

A Unified Framework for Mapping and Synthesis of Approximate R-Blocks CGRAs
par: Alexandris, Georgios, et autres
Publié: (2025)

The Survey of Chiplet-based Integrated Architecture: An EDA perspective
par: Chen, Shixin, et autres
Publié: (2024)

OpenACM: An Open-Source SRAM-Based Approximate CiM Compiler
par: Zhou, Yiqi, et autres
Publié: (2026)

RePart: Efficient Hypergraph Partitioning with Logic Replication Optimization for Multi-FPGA System
par: Fu, Zizhuo, et autres
Publié: (2026)

Déjà Vu Packing: Optimizing FPGA Logic Clustering Runtime via Pattern Memoization
par: Liebster, Milo, et autres
Publié: (2026)

Deep-Learning-Based Pre-Layout Parasitic Capacitance Prediction on SRAM Designs
par: Shen, Shan, et autres
Publié: (2025)

RTL Verification for Secure Speculation Using Contract Shadow Logic
par: Tan, Qinhan, et autres
Publié: (2024)

Evaluating Large Language Models for Automatic Register Transfer Logic Generation via High-Level Synthesis
par: Swaroopa, Sneha, et autres
Publié: (2024)

Aquas: Enhancing Domain Specialization through Holistic Hardware-Software Co-Optimization based on MLIR
par: Zou, Yuyang, et autres
Publié: (2025)

Structural Mutation Based Differential Testing for FPGA Logic Synthesis Compilers
par: Xu, Zhihao, et autres
Publié: (2025)

Real Time FPGA Based Transformers & VLMs for Vision Tasks: SOTA Designs and Optimizations
par: Sali, Safa Mohammed, et autres
Publié: (2025)

Bitwise Logic Using Phase Change Memory Devices Based on the Pinatubo Architecture
par: Aflalo, Noa, et autres
Publié: (2024)

Travel Time Based Task Mapping for NoC-Based DNN Accelerator
par: Chen, Yizhi, et autres
Publié: (2024)

Fast Cross-Operator Optimization of Attention Dataflow
par: Chang, Haodong, et autres
Publié: (2026)

Interconnect-Aware Logic Resynthesis for Multi-Die FPGAs
par: Wang, Xiaoke, et autres
Publié: (2026)

NDSEARCH: Accelerating Graph-Traversal-Based Approximate Nearest Neighbor Search through Near Data Processing
par: Wang, Yitu, et autres
Publié: (2023)

Evaluation of Run-Time Energy Efficiency using Controlled Approximation in a RISC-V Core
par: Delavari, Arvin, et autres
Publié: (2024)

TRAM: Training Approximate Multiplier Structures for Low-Power AI Accelerators
par: Meng, Chang, et autres
Publié: (2026)

Logic Encryption: This Time for Real
par: Karn, Rupesh Raj, et autres
Publié: (2025)

Reconfigurable Digital RRAM Logic Enables In-Situ Pruning and Learning for Edge AI
par: Wang, Songqi, et autres
Publié: (2025)

Hamun: An Approximate Computation Method to Prolong the Lifespan of ReRAM-Based Accelerators
par: Sabri, Mohammad, et autres
Publié: (2025)

Real Time FPGA Based CNNs for Detection, Classification, and Tracking in Autonomous Systems: State of the Art Designs and Optimizations
par: Sali, Safa Mohammed, et autres
Publié: (2025)

Variability-Aware Approximate Circuit Synthesis via Genetic Optimization
par: Balaskas, Konstantinos, et autres
Publié: (2023)

FPGA-Based Multiplier with a New Approximate Full Adder for Error-Resilient Applications
par: Ranjbar, Ali, et autres
Publié: (2025)

Cosmos: A CXL-Based Full In-Memory System for Approximate Nearest Neighbor Search
par: Ko, Seoyoung, et autres
Publié: (2025)

pHNSW: PCA-Based Filtering to Accelerate HNSW Approximate Nearest Neighbor Search
par: Li, Zheng, et autres
Publié: (2026)

Analytical Heterogeneous Die-to-Die 3D Placement with Macros
par: Zhao, Yuxuan, et autres
Publié: (2024)

LightningSimV2: Faster and Scalable Simulation for High-Level Synthesis via Graph Compilation and Optimization
par: Sarkar, Rishov, et autres
Publié: (2024)