Copertina

Timing-driven Approximate Logic Synthesis Based on Double-chase Grey Wolf Optimizer

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Hu, Xiangfei, Ye, Yuyang, Chen, Tinghuan, Yan, Hao, Yu, Bei
Natura:	Preprint
Pubblicazione:	2024
Soggetti:	Hardware Architecture
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

Learning-driven Physically-aware Large-scale Circuit Gate Sizing
di: Ye, Yuyang, et al.
Pubblicazione: (2024)

CPPL: A Circuit Prompt Programming Language
di: Yin, Shuo, et al.
Pubblicazione: (2026)

ML-based AIG Timing Prediction to Enhance Logic Optimization
di: Jiang, Wenjing, et al.
Pubblicazione: (2024)

A Systematic Approach for Multi-objective Double-side Clock Tree Synthesis
di: Jiang, Xun, et al.
Pubblicazione: (2025)

E-morphic: Scalable Equality Saturation for Structural Exploration in Logic Synthesis
di: Chen, Chen, et al.
Pubblicazione: (2025)

QUADOL: A Quality-Driven Approximate Logic Synthesis Method Exploiting Dual-Output LUTs for Modern FPGAs
di: Shi, Jian, et al.
Pubblicazione: (2024)

PipeRTL: Timing-Aware Pipeline Optimization at IR-Level for RTL Generation
di: Yin, Shuo, et al.
Pubblicazione: (2026)

Conditional Flood Fill Method in Logic Synthesis
di: Yang, Shitian, et al.
Pubblicazione: (2023)

SmaRTLy: RTL Optimization with Logic Inferencing and Structural Rebuilding
di: Li, Chengxi, et al.
Pubblicazione: (2025)

E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis
di: Chen, Chen, et al.
Pubblicazione: (2024)

Synthesis of Resource-Efficient Superconducting Circuits with Clock-Free Alternating Logic
di: Volk, Jennifer, et al.
Pubblicazione: (2024)

PD-Swap: Prefill-Decode Logic Swapping for End-to-End LLM Inference on Edge FPGAs via Dynamic Partial Reconfiguration
di: Zhang, Yifan, et al.
Pubblicazione: (2025)

A Unified Framework for Mapping and Synthesis of Approximate R-Blocks CGRAs
di: Alexandris, Georgios, et al.
Pubblicazione: (2025)

The Survey of Chiplet-based Integrated Architecture: An EDA perspective
di: Chen, Shixin, et al.
Pubblicazione: (2024)

OpenACM: An Open-Source SRAM-Based Approximate CiM Compiler
di: Zhou, Yiqi, et al.
Pubblicazione: (2026)

RePart: Efficient Hypergraph Partitioning with Logic Replication Optimization for Multi-FPGA System
di: Fu, Zizhuo, et al.
Pubblicazione: (2026)

Déjà Vu Packing: Optimizing FPGA Logic Clustering Runtime via Pattern Memoization
di: Liebster, Milo, et al.
Pubblicazione: (2026)

Deep-Learning-Based Pre-Layout Parasitic Capacitance Prediction on SRAM Designs
di: Shen, Shan, et al.
Pubblicazione: (2025)

RTL Verification for Secure Speculation Using Contract Shadow Logic
di: Tan, Qinhan, et al.
Pubblicazione: (2024)

Evaluating Large Language Models for Automatic Register Transfer Logic Generation via High-Level Synthesis
di: Swaroopa, Sneha, et al.
Pubblicazione: (2024)

Aquas: Enhancing Domain Specialization through Holistic Hardware-Software Co-Optimization based on MLIR
di: Zou, Yuyang, et al.
Pubblicazione: (2025)

Structural Mutation Based Differential Testing for FPGA Logic Synthesis Compilers
di: Xu, Zhihao, et al.
Pubblicazione: (2025)

Real Time FPGA Based Transformers & VLMs for Vision Tasks: SOTA Designs and Optimizations
di: Sali, Safa Mohammed, et al.
Pubblicazione: (2025)

Bitwise Logic Using Phase Change Memory Devices Based on the Pinatubo Architecture
di: Aflalo, Noa, et al.
Pubblicazione: (2024)

Travel Time Based Task Mapping for NoC-Based DNN Accelerator
di: Chen, Yizhi, et al.
Pubblicazione: (2024)

Fast Cross-Operator Optimization of Attention Dataflow
di: Chang, Haodong, et al.
Pubblicazione: (2026)

Interconnect-Aware Logic Resynthesis for Multi-Die FPGAs
di: Wang, Xiaoke, et al.
Pubblicazione: (2026)

NDSEARCH: Accelerating Graph-Traversal-Based Approximate Nearest Neighbor Search through Near Data Processing
di: Wang, Yitu, et al.
Pubblicazione: (2023)

Evaluation of Run-Time Energy Efficiency using Controlled Approximation in a RISC-V Core
di: Delavari, Arvin, et al.
Pubblicazione: (2024)

TRAM: Training Approximate Multiplier Structures for Low-Power AI Accelerators
di: Meng, Chang, et al.
Pubblicazione: (2026)

Logic Encryption: This Time for Real
di: Karn, Rupesh Raj, et al.
Pubblicazione: (2025)

Reconfigurable Digital RRAM Logic Enables In-Situ Pruning and Learning for Edge AI
di: Wang, Songqi, et al.
Pubblicazione: (2025)

Hamun: An Approximate Computation Method to Prolong the Lifespan of ReRAM-Based Accelerators
di: Sabri, Mohammad, et al.
Pubblicazione: (2025)

Real Time FPGA Based CNNs for Detection, Classification, and Tracking in Autonomous Systems: State of the Art Designs and Optimizations
di: Sali, Safa Mohammed, et al.
Pubblicazione: (2025)

Variability-Aware Approximate Circuit Synthesis via Genetic Optimization
di: Balaskas, Konstantinos, et al.
Pubblicazione: (2023)

FPGA-Based Multiplier with a New Approximate Full Adder for Error-Resilient Applications
di: Ranjbar, Ali, et al.
Pubblicazione: (2025)

Cosmos: A CXL-Based Full In-Memory System for Approximate Nearest Neighbor Search
di: Ko, Seoyoung, et al.
Pubblicazione: (2025)

pHNSW: PCA-Based Filtering to Accelerate HNSW Approximate Nearest Neighbor Search
di: Li, Zheng, et al.
Pubblicazione: (2026)

Analytical Heterogeneous Die-to-Die 3D Placement with Macros
di: Zhao, Yuxuan, et al.
Pubblicazione: (2024)

LightningSimV2: Faster and Scalable Simulation for High-Level Synthesis via Graph Compilation and Optimization
di: Sarkar, Rishov, et al.
Pubblicazione: (2024)