Image de couverture de livre

Scaling Program Synthesis Based Technology Mapping with Equality Saturation

Fuente: arXiv

Enregistré dans:

Détails bibliographiques
Auteurs principaux:	Smith, Gus Henry, Knizek, Colin, Petrisko, Daniel, Tatlock, Zachary, Balkind, Jonathan, Bernstein, Gilbert Louis, Ni, Haobin, Nandi, Chandrakana
Format:	Preprint
Publié:	2024
Sujets:	Programming Languages Hardware Architecture
Accès en ligne:	Acceder al recurso
Tags:	Ajouter un tag Pas de tags, Soyez le premier à ajouter un tag!

Documents similaires

There and Back Again: A Netlist's Tale with Much Egraphin'
par: Smith, Gus Henry, et autres
Publié: (2024)

FPGA Technology Mapping Using Sketch-Guided Program Synthesis
par: Smith, Gus Henry, et autres
Publié: (2024)

Oobleck: Low-Compromise Design for Fault Tolerant Accelerators
par: Wilks, Guy, et autres
Publié: (2025)

E-morphic: Scalable Equality Saturation for Structural Exploration in Logic Synthesis
par: Chen, Chen, et autres
Publié: (2025)

Generation of Compiler Backends from Formal Models of Hardware
par: Smith, Gus Henry
Publié: (2024)

BoolE: Exact Symbolic Reasoning via Boolean Equality Saturation
par: Yin, Jiaqi, et autres
Publié: (2025)

CellE: Automated Standard Cell Library Extension via Equality Saturation
par: Ren, Yi, et autres
Publié: (2026)

ZynqParrot: A Scale-Down Approach to Cycle-Accurate, FPGA-Accelerated Co-Emulation
par: Ruelas-Petrisko, Daniel, et autres
Publié: (2025)

HEC: Equivalence Verification Checking for Code Transformation via Equality Saturation
par: Yin, Jiaqi, et autres
Publié: (2025)

Parameterized Hardware Design with Latency-Abstract Interfaces
par: Nigam, Rachit, et autres
Publié: (2024)

Automatic Hardware Pragma Insertion in High-Level Synthesis: A Non-Linear Programming Approach
par: Pouget, Stéphane, et autres
Publié: (2024)

Mapping Fusion: Improving FPGA Technology Mapping with ASIC Mapper
par: Yu, Cunxi
Publié: (2025)

Revisit Choice Network for Synthesis and Technology Mapping
par: Chen, Chen, et autres
Publié: (2025)

Mixed Structural Choice Operator: Enhancing Technology Mapping with Heterogeneous Representations
par: Hu, Zhang, et autres
Publié: (2025)

Improving Instruction Fetch Efficiency via High-Level Program Map Traversal
par: Murthy, Shyam, et autres
Publié: (2024)

BOLT: Bandwidth-Optimized Lightning-Fast Oblivious Map powered by Secure HBM Accelerators
par: Guo, Yitong, et autres
Publié: (2025)

A Unified Framework for Mapping and Synthesis of Approximate R-Blocks CGRAs
par: Alexandris, Georgios, et autres
Publié: (2025)

The Turbo-Charged Mapper: Fast and Optimal Mapping for Energy-efficient and Low-latency Accelerator Design
par: Gilbert, Michael, et autres
Publié: (2026)

MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning
par: Liu, Mingju, et autres
Publié: (2024)

LoopTree: Exploring the Fused-layer Dataflow Accelerator Design Space
par: Gilbert, Michael, et autres
Publié: (2024)

DUET: Agentic Design Understanding via Experimentation and Testing
par: Smith, Gus Henry, et autres
Publié: (2025)

REPTILES: Repeated Tiles of Sargantana, a RISC-V multicore based on OpenPiton
par: Oliete-Escuín, Noelia, et autres
Publié: (2026)

SPPAM: Signature Pattern Prediction and Access-Map Prefetcher
par: Merrell, Maccoy, et autres
Publié: (2026)

Optimized Spatial Architecture Mapping Flow for Transformer Accelerators
par: Xu, Haocheng, et autres
Publié: (2024)

Modeling and Simulating Emerging Memory Technologies: A Tutorial
par: Chen, Yun-Chih, et autres
Publié: (2025)

Neuromorphic Processor Employing FPGA Technology with Universal Interconnections
par: Harlikar, Pracheta, et autres
Publié: (2025)

CPPL: A Circuit Prompt Programming Language
par: Yin, Shuo, et autres
Publié: (2026)

Monomorphism-based CGRA Mapping via Space and Time Decoupling
par: Tirelli, Cristian, et autres
Publié: (2025)

DAG-aware Synthesis Orchestration
par: Li, Yingjie, et autres
Publié: (2023)

ATiM: Autotuning Tensor Programs for Processing-in-DRAM
par: Shin, Yongwon, et autres
Publié: (2024)

Mapping and Execution of Nested Loops on Processor Arrays: CGRAs vs. TCPAs
par: Walter, Dominik, et autres
Publié: (2025)

SAT-based Exact Modulo Scheduling Mapping for Resource-Constrained CGRAs
par: Tirelli, Cristian, et autres
Publié: (2024)

GOMA: Geometrically Optimal Mapping via Analytical Modeling for Spatial Accelerators
par: Yang, Wulve, et autres
Publié: (2026)

Pathfinding Future PIM Architectures by Demystifying a Commercial PIM Technology
par: Hyun, Bongjoon, et autres
Publié: (2023)

CXL-GPU: Pushing GPU Memory Boundaries with the Integration of CXL Technologies
par: Gouk, Donghyun, et autres
Publié: (2025)

Fixed and Movable Antenna Technology for 6G Integrated Sensing and Communication
par: Zeng, Yong, et autres
Publié: (2024)

Orthrus: Dual-Loop Automated Framework for System-Technology Co-Optimization
par: Ren, Yi, et autres
Publié: (2025)

Symbolic Polyhedral-Based Energy Analysis for Nested Loop Programs
par: Nirmala, Avinash Mahesh, et autres
Publié: (2026)

AccelSync: Verifying Synchronization Coverage in Accelerator Pipeline Programs
par: An, Hangcheng, et autres
Publié: (2026)

Cocco: Hardware-Mapping Co-Exploration towards Memory Capacity-Communication Optimization
par: Tan, Zhanhong, et autres
Publié: (2024)