Imagen de Portada

Scaling Program Synthesis Based Technology Mapping with Equality Saturation

Fuente: arXiv

Guardado en:

Detalles Bibliográficos
Autores principales:	Smith, Gus Henry, Knizek, Colin, Petrisko, Daniel, Tatlock, Zachary, Balkind, Jonathan, Bernstein, Gilbert Louis, Ni, Haobin, Nandi, Chandrakana
Formato:	Preprint
Publicado:	2024
Materias:	Programming Languages Hardware Architecture
Acceso en línea:	Acceder al recurso
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

There and Back Again: A Netlist's Tale with Much Egraphin'
por: Smith, Gus Henry, et al.
Publicado: (2024)

FPGA Technology Mapping Using Sketch-Guided Program Synthesis
por: Smith, Gus Henry, et al.
Publicado: (2024)

Oobleck: Low-Compromise Design for Fault Tolerant Accelerators
por: Wilks, Guy, et al.
Publicado: (2025)

E-morphic: Scalable Equality Saturation for Structural Exploration in Logic Synthesis
por: Chen, Chen, et al.
Publicado: (2025)

Generation of Compiler Backends from Formal Models of Hardware
por: Smith, Gus Henry
Publicado: (2024)

BoolE: Exact Symbolic Reasoning via Boolean Equality Saturation
por: Yin, Jiaqi, et al.
Publicado: (2025)

CellE: Automated Standard Cell Library Extension via Equality Saturation
por: Ren, Yi, et al.
Publicado: (2026)

ZynqParrot: A Scale-Down Approach to Cycle-Accurate, FPGA-Accelerated Co-Emulation
por: Ruelas-Petrisko, Daniel, et al.
Publicado: (2025)

HEC: Equivalence Verification Checking for Code Transformation via Equality Saturation
por: Yin, Jiaqi, et al.
Publicado: (2025)

Parameterized Hardware Design with Latency-Abstract Interfaces
por: Nigam, Rachit, et al.
Publicado: (2024)

Automatic Hardware Pragma Insertion in High-Level Synthesis: A Non-Linear Programming Approach
por: Pouget, Stéphane, et al.
Publicado: (2024)

Mapping Fusion: Improving FPGA Technology Mapping with ASIC Mapper
por: Yu, Cunxi
Publicado: (2025)

Revisit Choice Network for Synthesis and Technology Mapping
por: Chen, Chen, et al.
Publicado: (2025)

Mixed Structural Choice Operator: Enhancing Technology Mapping with Heterogeneous Representations
por: Hu, Zhang, et al.
Publicado: (2025)

Improving Instruction Fetch Efficiency via High-Level Program Map Traversal
por: Murthy, Shyam, et al.
Publicado: (2024)

A Unified Framework for Mapping and Synthesis of Approximate R-Blocks CGRAs
por: Alexandris, Georgios, et al.
Publicado: (2025)

BOLT: Bandwidth-Optimized Lightning-Fast Oblivious Map powered by Secure HBM Accelerators
por: Guo, Yitong, et al.
Publicado: (2025)

The Turbo-Charged Mapper: Fast and Optimal Mapping for Energy-efficient and Low-latency Accelerator Design
por: Gilbert, Michael, et al.
Publicado: (2026)

MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning
por: Liu, Mingju, et al.
Publicado: (2024)

LoopTree: Exploring the Fused-layer Dataflow Accelerator Design Space
por: Gilbert, Michael, et al.
Publicado: (2024)

DUET: Agentic Design Understanding via Experimentation and Testing
por: Smith, Gus Henry, et al.
Publicado: (2025)

REPTILES: Repeated Tiles of Sargantana, a RISC-V multicore based on OpenPiton
por: Oliete-Escuín, Noelia, et al.
Publicado: (2026)

SPPAM: Signature Pattern Prediction and Access-Map Prefetcher
por: Merrell, Maccoy, et al.
Publicado: (2026)

Optimized Spatial Architecture Mapping Flow for Transformer Accelerators
por: Xu, Haocheng, et al.
Publicado: (2024)

Modeling and Simulating Emerging Memory Technologies: A Tutorial
por: Chen, Yun-Chih, et al.
Publicado: (2025)

Neuromorphic Processor Employing FPGA Technology with Universal Interconnections
por: Harlikar, Pracheta, et al.
Publicado: (2025)

CPPL: A Circuit Prompt Programming Language
por: Yin, Shuo, et al.
Publicado: (2026)

Monomorphism-based CGRA Mapping via Space and Time Decoupling
por: Tirelli, Cristian, et al.
Publicado: (2025)

DAG-aware Synthesis Orchestration
por: Li, Yingjie, et al.
Publicado: (2023)

ATiM: Autotuning Tensor Programs for Processing-in-DRAM
por: Shin, Yongwon, et al.
Publicado: (2024)

Mapping and Execution of Nested Loops on Processor Arrays: CGRAs vs. TCPAs
por: Walter, Dominik, et al.
Publicado: (2025)

SAT-based Exact Modulo Scheduling Mapping for Resource-Constrained CGRAs
por: Tirelli, Cristian, et al.
Publicado: (2024)

GOMA: Geometrically Optimal Mapping via Analytical Modeling for Spatial Accelerators
por: Yang, Wulve, et al.
Publicado: (2026)

Pathfinding Future PIM Architectures by Demystifying a Commercial PIM Technology
por: Hyun, Bongjoon, et al.
Publicado: (2023)

CXL-GPU: Pushing GPU Memory Boundaries with the Integration of CXL Technologies
por: Gouk, Donghyun, et al.
Publicado: (2025)

Fixed and Movable Antenna Technology for 6G Integrated Sensing and Communication
por: Zeng, Yong, et al.
Publicado: (2024)

Orthrus: Dual-Loop Automated Framework for System-Technology Co-Optimization
por: Ren, Yi, et al.
Publicado: (2025)

Symbolic Polyhedral-Based Energy Analysis for Nested Loop Programs
por: Nirmala, Avinash Mahesh, et al.
Publicado: (2026)

AccelSync: Verifying Synchronization Coverage in Accelerator Pipeline Programs
por: An, Hangcheng, et al.
Publicado: (2026)

Cocco: Hardware-Mapping Co-Exploration towards Memory Capacity-Communication Optimization
por: Tan, Zhanhong, et al.
Publicado: (2024)