SILVIA: Automated Superword-Level Parallelism Exploitation via HLS-Specific LLVM Passes for Compute-Intensive FPGA Accelerators

Documenti analoghi

• A DSP shared is a DSP earned: HLS Task-Level Multi-Pumping for High-Performance Low-Resource Designs
  di: Brignone, Giovanni, et al.
  Pubblicazione: (2023)
• To Spike or Not To Spike: A Digital Hardware Perspective on Deep Learning Acceleration
  di: Ottati, Fabrizio, et al.
  Pubblicazione: (2023)
• eIQ Neutron: Redefining Edge-AI Inference with Integrated NPU and Compiler Innovations
  di: Bamberg, Lennart, et al.
  Pubblicazione: (2025)
• Analyzing the capabilities of HLS and RTL tools in the design of an FPGA Montgomery Multiplier
  di: Ifrim, Rares, et al.
  Pubblicazione: (2025)
• DAE4HLS: Exposing Memory-Level Parallelism for High-Level Synthesis using Explicit Decoupling
  di: Metz, David, et al.
  Pubblicazione: (2026)