Analysis of Hardware Synthesis Strategies for Machine Learning in Collider Trigger and Data Acquisition

Documenti analoghi

• Embedded FPGA Developments in 130nm and 28nm CMOS for Machine Learning in Particle Detector Readout
  di: Gonski, Julia, et al.
  Pubblicazione: (2024)
• Machine Learning on Heterogeneous, Edge, and Quantum Hardware for Particle Physics (ML-HEQUPP)
  di: Gonski, Julia, et al.
  Pubblicazione: (2026)
• Trikarenos: Design and Experimental Characterization of a Fault-Tolerant 28nm RISC-V-based SoC
  di: Rogenmoser, Michael, et al.
  Pubblicazione: (2024)
• Single Event Upsets characterization of 65 nm CMOS 6T and 8T SRAM cells for ground level environment
  di: Malagon, Daniel, et al.
  Pubblicazione: (2024)
• Hardware-Aware Tensor Networks for Real-Time Quantum-Inspired Anomaly Detection at Particle Colliders
  di: Addepalli, Sagar, et al.
  Pubblicazione: (2026)