Image de couverture de livre

Forward and Reverse Converters for the Moduli-Set $\{2^{2q+1},2^q+2^{q-1}\pm1\}$

Fuente: arXiv

Enregistré dans:

Détails bibliographiques
Auteurs principaux:	Jaberipur, Ghassem, Nadimi, Bardia, Kazemi, R., Lee, Jeong-A
Format:	Preprint
Publié:	2024
Sujets:	Hardware Architecture Signal Processing
Accès en ligne:	Acceder al recurso
Tags:	Ajouter un tag Pas de tags, Soyez le premier à ajouter un tag!

Documents similaires

Modulo-$(2^{2n}+1)$ Arithmetic via Two Parallel n-bit Residue Channels
par: Jaberipur, Ghassem, et autres
Publié: (2024)

A 1.2 mm$^2$ 416 mW 1.44 Mmat/s 64$\times$16 Matrix Preprocessing ASIC for Massive MIMO in 22FDX
par: Nonaca, Darja, et autres
Publié: (2024)

Compute SNR-Optimal Analog-to-Digital Converters for Analog In-Memory Computing
par: Kavishwar, Mihir, et autres
Publié: (2025)

A 0.03${mm}^2$ 100-250MHz Charge-Pump or Amplifier-Less Integrating Sub-Sampling PLL for Ultra-low Power Communication and Computing
par: Ray, Yudhajit, et autres
Publié: (2024)

A Jammer-Mitigating 267 Mb/s 3.78 mm$^2$ 583 mW 32$\times$8 Multi-User MIMO Receiver in 22FDX
par: Bucheli, Florian, et autres
Publié: (2024)

A 0.32 mm$^2$ 100 Mb/s 223 mW ASIC in 22FDX for Joint Jammer Mitigation, Channel Estimation, and SIMO Data Detection
par: Elmiger, Jonas, et autres
Publié: (2025)

A 14ns-Latency 9Gb/s 0.44mm$^2$ 62pJ/b Short-Blocklength LDPC Decoder ASIC in 22FDX
par: Nonaca, Darja, et autres
Publié: (2025)

A Custom IC Layout Generation Engine Based on Dynamic Templates and Grids
par: Shin, Taeho, et autres
Publié: (2022)

Leveraging Error Resilience of Iterative Algorithms for Energy Efficiency: from Concept to Implementation
par: Gillani, G. A., et autres
Publié: (2025)

Ellora: Exploring Low-Power OFDM-based Radar Processors using Approximate Computing
par: Bhattacharjya, Rajat, et autres
Publié: (2023)

Demonstrator Testbed for Effective Precoding in MEO Multibeam Satellites
par: González-Rios, Jorge L., et autres
Publié: (2025)

Low Complexity Deep Learning Augmented Wireless Channel Estimation for Pilot-Based OFDM on Zynq System on Chip
par: Sharma, Animesh, et autres
Publié: (2024)

RRAM-Based Bio-Inspired Circuits for Mobile Epileptic Correlation Extraction and Seizure Prediction
par: Wang, Hao, et autres
Publié: (2024)

12-bit Delta-Sigma ADC operating at a temperature of up to 250C in Standard 0.18 $μ$m SOI CMOS
par: Sbrana, Christian, et autres
Publié: (2024)

InfiniteEn: A Multi-Source Energy Harvesting System with Load Monitoring Module for Batteryless Internet of Things
par: Puluckul, Priyesh Pappinisseri, et autres
Publié: (2024)

Decade-Bandwidth RF-Input Pseudo-Doherty Load Modulated Balanced Amplifier using Signal-Flow-Based Phase Alignment Design
par: Gong, Pingzhu, et autres
Publié: (2024)

Design and In-training Optimization of Binary Search ADC for Flexible Classifiers
par: Duarte, Paula Carolina Lozano, et autres
Publié: (2024)

Hardware Implementation of Soft Mapper/Demappers in Iterative EP-based Receivers
par: Schilling, Ian Fischer, et autres
Publié: (2024)

Scalable Wavelength Arbitration for Microring-based DWDM Transceivers
par: Choi, Sunjin, et autres
Publié: (2024)

ONE-SA: Enabling Nonlinear Operations in Systolic Arrays for Efficient and Flexible Neural Network Inference
par: Sun, Ruiqi, et autres
Publié: (2024)

Lightator: An Optical Near-Sensor Accelerator with Compressive Acquisition Enabling Versatile Image Processing
par: Morsali, Mehrdad, et autres
Publié: (2024)

A Hierarchical Dataflow-Driven Heterogeneous Architecture for Wireless Baseband Processing
par: Jiang, Limin, et autres
Publié: (2024)

Single-Event Upset Analysis of a Systolic Array based Deep Neural Network Accelerator
par: Jonckers, Naïn, et autres
Publié: (2024)

MUSIC-lite: Efficient MUSIC using Approximate Computing: An OFDM Radar Case Study
par: Bhattacharjya, Rajat, et autres
Publié: (2024)

A High-Throughput Hardware Accelerator for Lempel-Ziv 4 Compression Algorithm
par: Chen, Tao, et autres
Publié: (2024)

Practical Timing Closure in FPGA and ASIC Designs: Methods, Challenges, and Case Studies
par: Darvishi, Mostafa
Publié: (2025)

Designing Spatial Architectures for Sparse Attention: STAR Accelerator via Cross-Stage Tiling
par: Wang, Huizheng, et autres
Publié: (2025)

In-Memory Computing Enabled Deep MIMO Detection to Support Ultra-Low-Latency Communications
par: Ding, Tingyu, et autres
Publié: (2025)

PADE: A Predictor-Free Sparse Attention Accelerator via Unified Execution and Stage Fusion
par: Wang, Huizheng, et autres
Publié: (2025)

FieldHAR: A Fully Integrated End-to-end RTL Framework for Human Activity Recognition with Neural Networks from Heterogeneous Sensors
par: Liu, Mengxi, et autres
Publié: (2023)

Spectral Impact of Mismatches in Interleaved ADCs
par: Guichemerre, Jérémy, et autres
Publié: (2026)

Fixed-Throughput GRAND with FIFO Scheduling
par: Christen, Filippo, et autres
Publié: (2025)

Automated SAR ADC Sizing Using Analytical Equations
par: Li, Zhongyi, et autres
Publié: (2025)

Low-power, Energy-efficient, Cardiologist-level Atrial Fibrillation Detection for Wearable Devices
par: Loroch, Dominik, et autres
Publié: (2025)

Splitting Precoding with Subspace Selection and Quantized Refinement for Massive MIMO
par: Khorsandmanesh, Yasaman, et autres
Publié: (2026)

Quantized Precoding for Maximizing Sum Rate in MU-MIMO Systems with Constrained Fronthaul
par: Khorsandmanesh, Yasaman, et autres
Publié: (2026)

ListenToJESD204B: A Lightweight Open-Source JESD204B IP Core for FPGA-Based Ultrasound Acquisition systems
par: Bhattacharjee, Soumyo, et autres
Publié: (2025)

A Spatial Array for Spectrally Agile Wireless Processing
par: Rasteh, Ali, et autres
Publié: (2025)

Pipeline Stage Resolved Timing Characterization of FPGA and ASIC Implementations of a RISC V Processor
par: Darvishi, Mostafa
Publié: (2025)

A Digital SRAM-Based Compute-In-Memory Macro for Weight-Stationary Dynamic Matrix Multiplication in Transformer Attention Score Computation
par: Yu, Jianyi, et autres
Publié: (2025)