Saved in:
| Main Authors: | Jaberipur, Ghassem, Nadimi, Bardia, Kazemi, R., Lee, Jeong-A |
|---|---|
| Format: | Preprint |
| Published: |
2024
|
| Subjects: | |
| Online Access: | https://arxiv.org/abs/2411.12213 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
Modulo-$(2^{2n}+1)$ Arithmetic via Two Parallel n-bit Residue Channels
by: Jaberipur, Ghassem, et al.
Published: (2024)
by: Jaberipur, Ghassem, et al.
Published: (2024)
A 1.2 mm$^2$ 416 mW 1.44 Mmat/s 64$\times$16 Matrix Preprocessing ASIC for Massive MIMO in 22FDX
by: Nonaca, Darja, et al.
Published: (2024)
by: Nonaca, Darja, et al.
Published: (2024)
Compute SNR-Optimal Analog-to-Digital Converters for Analog In-Memory Computing
by: Kavishwar, Mihir, et al.
Published: (2025)
by: Kavishwar, Mihir, et al.
Published: (2025)
A 0.03${mm}^2$ 100-250MHz Charge-Pump or Amplifier-Less Integrating Sub-Sampling PLL for Ultra-low Power Communication and Computing
by: Ray, Yudhajit, et al.
Published: (2024)
by: Ray, Yudhajit, et al.
Published: (2024)
A Jammer-Mitigating 267 Mb/s 3.78 mm$^2$ 583 mW 32$\times$8 Multi-User MIMO Receiver in 22FDX
by: Bucheli, Florian, et al.
Published: (2024)
by: Bucheli, Florian, et al.
Published: (2024)
A 0.32 mm$^2$ 100 Mb/s 223 mW ASIC in 22FDX for Joint Jammer Mitigation, Channel Estimation, and SIMO Data Detection
by: Elmiger, Jonas, et al.
Published: (2025)
by: Elmiger, Jonas, et al.
Published: (2025)
A 14ns-Latency 9Gb/s 0.44mm$^2$ 62pJ/b Short-Blocklength LDPC Decoder ASIC in 22FDX
by: Nonaca, Darja, et al.
Published: (2025)
by: Nonaca, Darja, et al.
Published: (2025)
A Custom IC Layout Generation Engine Based on Dynamic Templates and Grids
by: Shin, Taeho, et al.
Published: (2022)
by: Shin, Taeho, et al.
Published: (2022)
Leveraging Error Resilience of Iterative Algorithms for Energy Efficiency: from Concept to Implementation
by: Gillani, G. A., et al.
Published: (2025)
by: Gillani, G. A., et al.
Published: (2025)
Ellora: Exploring Low-Power OFDM-based Radar Processors using Approximate Computing
by: Bhattacharjya, Rajat, et al.
Published: (2023)
by: Bhattacharjya, Rajat, et al.
Published: (2023)
AutoFlows++: Hierarchical Message Flow Mining for System on Chip Designs
by: Nadimi, Bardia, et al.
Published: (2026)
by: Nadimi, Bardia, et al.
Published: (2026)
Demonstrator Testbed for Effective Precoding in MEO Multibeam Satellites
by: González-Rios, Jorge L., et al.
Published: (2025)
by: González-Rios, Jorge L., et al.
Published: (2025)
Silicon Photonic 2.5D Interposer Networks for Overcoming Communication Bottlenecks in Scale-out Machine Learning Hardware Accelerators
by: Sunny, Febin, et al.
Published: (2024)
by: Sunny, Febin, et al.
Published: (2024)
Low Complexity Deep Learning Augmented Wireless Channel Estimation for Pilot-Based OFDM on Zynq System on Chip
by: Sharma, Animesh, et al.
Published: (2024)
by: Sharma, Animesh, et al.
Published: (2024)
RRAM-Based Bio-Inspired Circuits for Mobile Epileptic Correlation Extraction and Seizure Prediction
by: Wang, Hao, et al.
Published: (2024)
by: Wang, Hao, et al.
Published: (2024)
12-bit Delta-Sigma ADC operating at a temperature of up to 250C in Standard 0.18 $μ$m SOI CMOS
by: Sbrana, Christian, et al.
Published: (2024)
by: Sbrana, Christian, et al.
Published: (2024)
InfiniteEn: A Multi-Source Energy Harvesting System with Load Monitoring Module for Batteryless Internet of Things
by: Puluckul, Priyesh Pappinisseri, et al.
Published: (2024)
by: Puluckul, Priyesh Pappinisseri, et al.
Published: (2024)
Decade-Bandwidth RF-Input Pseudo-Doherty Load Modulated Balanced Amplifier using Signal-Flow-Based Phase Alignment Design
by: Gong, Pingzhu, et al.
Published: (2024)
by: Gong, Pingzhu, et al.
Published: (2024)
Design and In-training Optimization of Binary Search ADC for Flexible Classifiers
by: Duarte, Paula Carolina Lozano, et al.
Published: (2024)
by: Duarte, Paula Carolina Lozano, et al.
Published: (2024)
Hardware Implementation of Soft Mapper/Demappers in Iterative EP-based Receivers
by: Schilling, Ian Fischer, et al.
Published: (2024)
by: Schilling, Ian Fischer, et al.
Published: (2024)
Scalable Wavelength Arbitration for Microring-based DWDM Transceivers
by: Choi, Sunjin, et al.
Published: (2024)
by: Choi, Sunjin, et al.
Published: (2024)
ONE-SA: Enabling Nonlinear Operations in Systolic Arrays for Efficient and Flexible Neural Network Inference
by: Sun, Ruiqi, et al.
Published: (2024)
by: Sun, Ruiqi, et al.
Published: (2024)
Lightator: An Optical Near-Sensor Accelerator with Compressive Acquisition Enabling Versatile Image Processing
by: Morsali, Mehrdad, et al.
Published: (2024)
by: Morsali, Mehrdad, et al.
Published: (2024)
A Hierarchical Dataflow-Driven Heterogeneous Architecture for Wireless Baseband Processing
by: Jiang, Limin, et al.
Published: (2024)
by: Jiang, Limin, et al.
Published: (2024)
Single-Event Upset Analysis of a Systolic Array based Deep Neural Network Accelerator
by: Jonckers, Naïn, et al.
Published: (2024)
by: Jonckers, Naïn, et al.
Published: (2024)
MUSIC-lite: Efficient MUSIC using Approximate Computing: An OFDM Radar Case Study
by: Bhattacharjya, Rajat, et al.
Published: (2024)
by: Bhattacharjya, Rajat, et al.
Published: (2024)
A High-Throughput Hardware Accelerator for Lempel-Ziv 4 Compression Algorithm
by: Chen, Tao, et al.
Published: (2024)
by: Chen, Tao, et al.
Published: (2024)
Practical Timing Closure in FPGA and ASIC Designs: Methods, Challenges, and Case Studies
by: Darvishi, Mostafa
Published: (2025)
by: Darvishi, Mostafa
Published: (2025)
Designing Spatial Architectures for Sparse Attention: STAR Accelerator via Cross-Stage Tiling
by: Wang, Huizheng, et al.
Published: (2025)
by: Wang, Huizheng, et al.
Published: (2025)
In-Memory Computing Enabled Deep MIMO Detection to Support Ultra-Low-Latency Communications
by: Ding, Tingyu, et al.
Published: (2025)
by: Ding, Tingyu, et al.
Published: (2025)
PADE: A Predictor-Free Sparse Attention Accelerator via Unified Execution and Stage Fusion
by: Wang, Huizheng, et al.
Published: (2025)
by: Wang, Huizheng, et al.
Published: (2025)
FieldHAR: A Fully Integrated End-to-end RTL Framework for Human Activity Recognition with Neural Networks from Heterogeneous Sensors
by: Liu, Mengxi, et al.
Published: (2023)
by: Liu, Mengxi, et al.
Published: (2023)
Spectral Impact of Mismatches in Interleaved ADCs
by: Guichemerre, Jérémy, et al.
Published: (2026)
by: Guichemerre, Jérémy, et al.
Published: (2026)
Fixed-Throughput GRAND with FIFO Scheduling
by: Christen, Filippo, et al.
Published: (2025)
by: Christen, Filippo, et al.
Published: (2025)
Automated SAR ADC Sizing Using Analytical Equations
by: Li, Zhongyi, et al.
Published: (2025)
by: Li, Zhongyi, et al.
Published: (2025)
Low-power, Energy-efficient, Cardiologist-level Atrial Fibrillation Detection for Wearable Devices
by: Loroch, Dominik, et al.
Published: (2025)
by: Loroch, Dominik, et al.
Published: (2025)
Splitting Precoding with Subspace Selection and Quantized Refinement for Massive MIMO
by: Khorsandmanesh, Yasaman, et al.
Published: (2026)
by: Khorsandmanesh, Yasaman, et al.
Published: (2026)
Quantized Precoding for Maximizing Sum Rate in MU-MIMO Systems with Constrained Fronthaul
by: Khorsandmanesh, Yasaman, et al.
Published: (2026)
by: Khorsandmanesh, Yasaman, et al.
Published: (2026)
ListenToJESD204B: A Lightweight Open-Source JESD204B IP Core for FPGA-Based Ultrasound Acquisition systems
by: Bhattacharjee, Soumyo, et al.
Published: (2025)
by: Bhattacharjee, Soumyo, et al.
Published: (2025)
A Spatial Array for Spectrally Agile Wireless Processing
by: Rasteh, Ali, et al.
Published: (2025)
by: Rasteh, Ali, et al.
Published: (2025)
Similar Items
-
Modulo-$(2^{2n}+1)$ Arithmetic via Two Parallel n-bit Residue Channels
by: Jaberipur, Ghassem, et al.
Published: (2024) -
A 1.2 mm$^2$ 416 mW 1.44 Mmat/s 64$\times$16 Matrix Preprocessing ASIC for Massive MIMO in 22FDX
by: Nonaca, Darja, et al.
Published: (2024) -
Compute SNR-Optimal Analog-to-Digital Converters for Analog In-Memory Computing
by: Kavishwar, Mihir, et al.
Published: (2025) -
A 0.03${mm}^2$ 100-250MHz Charge-Pump or Amplifier-Less Integrating Sub-Sampling PLL for Ultra-low Power Communication and Computing
by: Ray, Yudhajit, et al.
Published: (2024) -
A Jammer-Mitigating 267 Mb/s 3.78 mm$^2$ 583 mW 32$\times$8 Multi-User MIMO Receiver in 22FDX
by: Bucheli, Florian, et al.
Published: (2024)