Cover Image

Towards Automated Verification of Logarithmic Arithmetic

Fuente: arXiv

Saved in:

Bibliographic Details
Main Authors:	Arnold, Mark G., Bailey, Thomas A., Cowles, John R.
Format:	Preprint
Published:	2024
Subjects:	Logic in Computer Science Hardware Architecture B.2
Online Access:	Acceder al recurso
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

Formal that "Floats" High: Formal Verification of Floating Point Arithmetic
by: Mohanty, Hansa, et al.
Published: (2025)

Transaction Level Hierarchy Guided and Functional Coverage Driven Deductive Formal Verification
by: Strauch, Tobias
Published: (2025)

AxOSyn: An Open-source Framework for Synthesizing Novel Approximate Arithmetic Operators
by: Sahoo, Siva Satyendra, et al.
Published: (2025)

TIUP: Effective Processor Verification with Tautology-Induced Universal Properties
by: Li, Yufeng, et al.
Published: (2024)

täkōFormal: Enabling Robust Software for Programmable Memory Hierarchies (Extended Version)
by: Srinivasan, Pranav, et al.
Published: (2026)

Efficiently Synthesizing Lowest Cost Rewrite Rules for Instruction Selection
by: Daly, Ross, et al.
Published: (2024)

Certificate-Aware Property-Directed Reachability
by: Ferdowsi, Arman, et al.
Published: (2026)

Hard Math -- Easy UVM: Pragmatic solutions for verifying hardware algorithms using UVM
by: Litterick, Mark, et al.
Published: (2024)

Unconventional Universal Computation in Babbage's Analytical Engine
by: Rojas, Raul
Published: (2024)

Four Formal Models of IEEE 1394 Link Layer
by: Garavel, Hubert, et al.
Published: (2024)

Generative Logic: A New Computer Architecture for Deterministic Reasoning and Knowledge Generation
by: Sergeev, Nikolai
Published: (2025)

AssertCoder: LLM-Based Assertion Generation via Multimodal Specification Extraction
by: Tian, Enyuan, et al.
Published: (2025)

Design for Trust utilizing Rareness Reduction
by: Jayasena, Aruna, et al.
Published: (2023)

Linear Decomposition of the Majority Boolean Function using the Ones on Smaller Variables
by: Chattopadhyay, Anupam, et al.
Published: (2025)

From Language to Logic: Bridging LLMs & Formal Representations for RTL Assertion Generation
by: Mashnoor, Nowfel, et al.
Published: (2026)

Towards LLM-based Generation of Human-Readable Proofs in Polynomial Formal Verification
by: Drechsler, Rolf
Published: (2025)

NL2GDS: LLM-aided interface for Open Source Chip Design
by: Eland, Max, et al.
Published: (2026)

Efficient Solving for Dynamic Data Structure Constraint Satisfaction Problem
by: Li, Nanbing, et al.
Published: (2026)

Ternary Memristive Logic: Hardware for Reasoning Realized via Domain Algebra
by: Li, Chao
Published: (2026)

Pipeline Automation Framework for Reusable High-throughput Network Applications on FPGA
by: Bruant, Jean, et al.
Published: (2026)

Differentiable Logic Synthesis: Spectral Coefficient Selection via Sinkhorn-Constrained Composition
by: Pavlov, Gorgi
Published: (2026)

Design and Implementation of a Takum Arithmetic Hardware Codec
by: Hunhold, Laslo
Published: (2024)

Integer Representations in IEEE 754, Posit, and Takum Arithmetics
by: Hunhold, Laslo
Published: (2024)

Streamlining SIMD ISA Extensions with Takum Arithmetic: A Case Study on Intel AVX10.2
by: Hunhold, Laslo
Published: (2025)

A Multi-Agent Generative AI Framework for IC Module-Level Verification Automation
by: Liu, Wenbo, et al.
Published: (2025)

Comprehensive Formal Verification of Observational Correctness for the CHERIoT-Ibex Processor
by: Ploix, Louis-Emile, et al.
Published: (2025)

On Approximate 8-bit Floating-Point Operations Using Integer Operations
by: Lindberg, Theodor, et al.
Published: (2024)

Multiplier-free In-Memory Vector-Matrix Multiplication Using Distributed Arithmetic
by: Zeller, Felix, et al.
Published: (2025)

Towards Efficient Design Verification -- Constrained Random Verification using PyUVM
by: Gadde, Deepak Narayan, et al.
Published: (2024)

UVLLM: An Automated Universal RTL Verification Framework using LLMs
by: Hu, Yuchen, et al.
Published: (2024)

Static Communication Analysis for Hardware Design
by: Rosendahl, Mads, et al.
Published: (2025)

Accelerating OTA Circuit Design: Transistor Sizing Based on a Transformer Model and Precomputed Lookup Tables
by: Ghosh, Subhadip, et al.
Published: (2025)

SpChar: Characterizing the Sparse Puzzle via Decision Trees
by: Sgherzi, Francesco, et al.
Published: (2023)

Think with Self-Decoupling and Self-Verification: Automated RTL Design with Backtrack-ToT
by: Chao, Zhiteng, et al.
Published: (2025)

Using Formal Verification to Evaluate Single Event Upsets in a RISC-V Core
by: Xue, Bing, et al.
Published: (2024)

FIXME: Towards End-to-End Benchmarking of LLM-Aided Design Verification
by: Wan, Gwok-Waa, et al.
Published: (2025)

Combining Power and Arithmetic Optimization via Datapath Rewriting
by: Coward, Samuel, et al.
Published: (2024)

Designing Approximate Arithmetic Circuits with Combined Error Constraints
by: Češka, Milan, et al.
Published: (2022)

Increasing the Energy-Efficiency of Wearables Using Low-Precision Posit Arithmetic with PHEE
by: Mallasén, David, et al.
Published: (2025)

RTL Verification for Secure Speculation Using Contract Shadow Logic
by: Tan, Qinhan, et al.
Published: (2024)