Veryl: A New Hardware Description Language as an Altarnative to SystemVerilog
Fuente:
arXiv
Gespeichert in:
| Hauptverfasser: | , , |
|---|---|
| Format: | Preprint |
| Veröffentlicht: |
2024
|
| Schlagworte: | |
| Online-Zugang: | |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| _version_ | 1866910705637130240 |
|---|---|
| author | Hatta, Naoya Ishitani, Taichi Shioya, Ryota |
| author_facet | Hatta, Naoya Ishitani, Taichi Shioya, Ryota |
| contents | Veryl, a hardware description language based on SystemVerilog, offers optimized syntax tailored for logic design, ensuring synthesizability and simplifying common constructs. It prioritizes interoperability with SystemVerilog, allowing for smooth integration with existing projects while maintaining high readability. Additionally, Veryl includes a comprehensive set of development support tools, such as package managers and real-time checkers, to boost productivity and streamline the design process. These features empower designers to conduct high-quality hardware design efficiently. |
| format | Preprint |
| id |
arxiv_https___arxiv_org_abs_2411_12983 |
| institution | arXiv |
| publishDate | 2024 |
| record_format | arxiv |
| spellingShingle | Veryl: A New Hardware Description Language as an Altarnative to SystemVerilog Hatta, Naoya Ishitani, Taichi Shioya, Ryota Hardware Architecture B.6.3 Veryl, a hardware description language based on SystemVerilog, offers optimized syntax tailored for logic design, ensuring synthesizability and simplifying common constructs. It prioritizes interoperability with SystemVerilog, allowing for smooth integration with existing projects while maintaining high readability. Additionally, Veryl includes a comprehensive set of development support tools, such as package managers and real-time checkers, to boost productivity and streamline the design process. These features empower designers to conduct high-quality hardware design efficiently. |
| title | Veryl: A New Hardware Description Language as an Altarnative to SystemVerilog |
| topic | Hardware Architecture B.6.3 |
| url | https://arxiv.org/abs/2411.12983 |