AMSnet-KG: A Netlist Dataset for LLM-based AMS Circuit Auto-Design Using Knowledge Graph RAG
Fuente:
arXiv
Guardado en:
| Autores principales: | Shi, Yichen, Tao, Zhuofu, Gao, Yuhao, Zhou, Tianjia, Chang, Cheng, Wang, Yaxing, Chen, Bingyu, Zhang, Genhao, Liu, Alvin, Yu, Zhiping, Lin, Ting-Jung, He, Lei |
|---|---|
| Formato: | Preprint |
| Publicado: |
2024
|
| Materias: | |
| Acceso en línea: | |
| Etiquetas: |
Agregar Etiqueta
Sin Etiquetas, Sea el primero en etiquetar este registro!
|
Ejemplares similares
AMSnet-q: Unsupervised Circuit Identification and Performance Labeling for AMS Circuits
por: Zhang, Ze, et al.
Publicado: (2026)
por: Zhang, Ze, et al.
Publicado: (2026)
AnalogToBi: Device-Level Analog Circuit Topology Generation via Bipartite Graph and Grammar Guided Decoding
por: Kim, Seungmin, et al.
Publicado: (2026)
por: Kim, Seungmin, et al.
Publicado: (2026)
The Dawn of AI-Native EDA: Opportunities and Challenges of Large Circuit Models
por: Chen, Lei, et al.
Publicado: (2024)
por: Chen, Lei, et al.
Publicado: (2024)
Length-Matching Routing for Programmable Photonic Circuits Using Best-First Strategy
por: Wang, Xiaoke, et al.
Publicado: (2025)
por: Wang, Xiaoke, et al.
Publicado: (2025)
Monolithic 3D Integration for Null Convention Logic (NCL)-Based Asynchronous Circuits
por: Zhang, Xiameng, et al.
Publicado: (2026)
por: Zhang, Xiameng, et al.
Publicado: (2026)
Through Silicon Via Aware Design Planning for Thermally Efficient 3-D Integrated Circuits
por: Chen, Yibo, et al.
Publicado: (2025)
por: Chen, Yibo, et al.
Publicado: (2025)
Device-Circuit Co-Design of Variation-Resilient Read and Write Drivers for Antiferromagnetic Tunnel Junction (AFMTJ) Memories
por: Choudhary, Yousuf, et al.
Publicado: (2026)
por: Choudhary, Yousuf, et al.
Publicado: (2026)
Design of a 64-bit SQRT-CSLA with Reduced Area and High-Speed Applications in Low Power VLSI Circuits
por: Pallavi, CH., et al.
Publicado: (2024)
por: Pallavi, CH., et al.
Publicado: (2024)
SuperFlow: A Fully-Customized RTL-to-GDS Design Automation Flow for Adiabatic Quantum-Flux-Parametron Superconducting Circuits
por: Xie, Yanyue, et al.
Publicado: (2024)
por: Xie, Yanyue, et al.
Publicado: (2024)
LAAG-RV: LLM Assisted Assertion Generation for RTL Design Verification
por: Maddala, Karthik, et al.
Publicado: (2024)
por: Maddala, Karthik, et al.
Publicado: (2024)
Learning-driven Physically-aware Large-scale Circuit Gate Sizing
por: Ye, Yuyang, et al.
Publicado: (2024)
por: Ye, Yuyang, et al.
Publicado: (2024)
Circuit decompositions and scheduling for neutral atom devices with limited local addressability
por: Nottingham, Natalia, et al.
Publicado: (2023)
por: Nottingham, Natalia, et al.
Publicado: (2023)
Pinball: A Cryogenic Predecoder for Surface Code Decoding Under Circuit-Level Noise
por: Knapen, Alexander, et al.
Publicado: (2025)
por: Knapen, Alexander, et al.
Publicado: (2025)
Robust Qubit Mapping Algorithm via Double-Source Optimal Routing on Large Quantum Circuits
por: Cheng, Chin-Yi, et al.
Publicado: (2022)
por: Cheng, Chin-Yi, et al.
Publicado: (2022)
A Novel Thermal Network Model and Electro-Thermal Coupling Study for NSFETs and CFETs Considering Thermal Crosstalk
por: Miao, Tianci, et al.
Publicado: (2025)
por: Miao, Tianci, et al.
Publicado: (2025)
Frequency as Aperture: Enabling Embeddable Near-Field Sensing for 6G Wireless Radios
por: Ho, Pin-Han, et al.
Publicado: (2026)
por: Ho, Pin-Han, et al.
Publicado: (2026)
STAMP-2.5D: Structural and Thermal Aware Methodology for Placement in 2.5D Integration
por: Parekh, Varun Darshana, et al.
Publicado: (2025)
por: Parekh, Varun Darshana, et al.
Publicado: (2025)
PICO-RAM: A PVT-Insensitive Analog Compute-In-Memory SRAM Macro with In-Situ Multi-Bit Charge Computing and 6T Thin-Cell-Compatible Layout
por: Chen, Zhiyu, et al.
Publicado: (2024)
por: Chen, Zhiyu, et al.
Publicado: (2024)
Hybrid Temporal Computing for Lower Power Hardware Accelerators
por: Tasnim, Maliha, et al.
Publicado: (2024)
por: Tasnim, Maliha, et al.
Publicado: (2024)
Everything You Wanted to Know About Consumer Light Management in Smart Energy
por: Mohanty, Prajnyajit, et al.
Publicado: (2024)
por: Mohanty, Prajnyajit, et al.
Publicado: (2024)
Opportunities and Challenges for 3D Systems and Their Design
por: Emma, Philip, et al.
Publicado: (2025)
por: Emma, Philip, et al.
Publicado: (2025)
Sequencing on Silicon: AI SoC Design for Mobile Genomics at the Edge
por: Magierowski, Sebastian, et al.
Publicado: (2025)
por: Magierowski, Sebastian, et al.
Publicado: (2025)
Sensitivity-Aware Mixed-Precision Quantization for ReRAM-based Computing-in-Memory
por: Chen, Guan-Cheng, et al.
Publicado: (2025)
por: Chen, Guan-Cheng, et al.
Publicado: (2025)
SMART-WRITE: Adaptive Learning-based Write Energy Optimization for Phase Change Memory
por: Desai, Mahek, et al.
Publicado: (2025)
por: Desai, Mahek, et al.
Publicado: (2025)
A wave-geometric duality for hyperdimensional computing
por: Poore, Tyler L.
Publicado: (2026)
por: Poore, Tyler L.
Publicado: (2026)
TetrisG-SDK: Efficient Convolutional Layer Mapping with Adaptive Windows and Grouped Convolutions for Fast In-Memory Computing
por: Dong, Ke, et al.
Publicado: (2026)
por: Dong, Ke, et al.
Publicado: (2026)
Scattering-Matrix-Based Parametric Characterization of a Two-Port Bridged-T Network for Microstrip Filter Applications
por: Dizabadi, Naser Khatti, et al.
Publicado: (2026)
por: Dizabadi, Naser Khatti, et al.
Publicado: (2026)
Evaluating Computing Platforms for Sustainability: A Comparative Analysis of FPGAs against ASICs, GPUs, and CPUs
por: Sudarshan, Chetan Choppali, et al.
Publicado: (2026)
por: Sudarshan, Chetan Choppali, et al.
Publicado: (2026)
CXLRAMSim v1.0: System-Level Exploration of CXL Memory Expander Cards
por: Pathak, Karan, et al.
Publicado: (2026)
por: Pathak, Karan, et al.
Publicado: (2026)
HiSEP-Q: A Highly Scalable and Efficient Quantum Control Processor for Superconducting Qubits
por: Guo, Xiaorang, et al.
Publicado: (2023)
por: Guo, Xiaorang, et al.
Publicado: (2023)
HAVEN: High-Bandwidth Flash Augmented Vector Engine for Large-Scale Approximate Nearest-Neighbor Search Acceleration
por: Hsu, Po-Kai, et al.
Publicado: (2026)
por: Hsu, Po-Kai, et al.
Publicado: (2026)
Antiferromagnetic Tunnel Junctions (AFMTJs) for In-Memory Computing: Modeling and Case Study
por: Choudhary, Yousuf, et al.
Publicado: (2026)
por: Choudhary, Yousuf, et al.
Publicado: (2026)
Probabilistic approximate optimization using single-photon avalanche diode arrays
por: Alswaidan, Ziyad, et al.
Publicado: (2026)
por: Alswaidan, Ziyad, et al.
Publicado: (2026)
Apparate: Evading Memory Hierarchy with GodSpeed Wireless-on-Chip
por: GS, Nitesh Narayana, et al.
Publicado: (2024)
por: GS, Nitesh Narayana, et al.
Publicado: (2024)
Vital Signs Monitoring with mmWave OFDM JCAS System
por: Dobosz, Jakub, et al.
Publicado: (2025)
por: Dobosz, Jakub, et al.
Publicado: (2025)
Architectural and System Implications of CXL-enabled Tiered Memory
por: Yang, Yujie, et al.
Publicado: (2025)
por: Yang, Yujie, et al.
Publicado: (2025)
A 5T-2MTJ STT-assisted Spin Orbit Torque based Ternary Content Addressable Memory for Hardware Accelerators
por: Narla, Siri, et al.
Publicado: (2024)
por: Narla, Siri, et al.
Publicado: (2024)
XL-HD: Extended Learning in Hyperdimensional Computing via Deterministic Projections for In-Memory Accelerators
por: Moon, Sabrina Hassan, et al.
Publicado: (2026)
por: Moon, Sabrina Hassan, et al.
Publicado: (2026)
Analog-to-Stochastic Converter Using Magnetic Tunnel Junction Devices for Vision Chips
por: Onizawa, Naoya, et al.
Publicado: (2026)
por: Onizawa, Naoya, et al.
Publicado: (2026)
Fully Automated Verification Framework for Configurable IPs: From Requirements to Results
por: Zhang, Shuhang, et al.
Publicado: (2025)
por: Zhang, Shuhang, et al.
Publicado: (2025)
Ejemplares similares
-
AMSnet-q: Unsupervised Circuit Identification and Performance Labeling for AMS Circuits
por: Zhang, Ze, et al.
Publicado: (2026) -
AnalogToBi: Device-Level Analog Circuit Topology Generation via Bipartite Graph and Grammar Guided Decoding
por: Kim, Seungmin, et al.
Publicado: (2026) -
The Dawn of AI-Native EDA: Opportunities and Challenges of Large Circuit Models
por: Chen, Lei, et al.
Publicado: (2024) -
Length-Matching Routing for Programmable Photonic Circuits Using Best-First Strategy
por: Wang, Xiaoke, et al.
Publicado: (2025) -
Monolithic 3D Integration for Null Convention Logic (NCL)-Based Asynchronous Circuits
por: Zhang, Xiameng, et al.
Publicado: (2026)