Cover Image

A low-rank balanced truncation approach for large-scale RLCk model order reduction based on extended Krylov subspace and a frequency-aware convergence criterion

Fuente: arXiv

Saved in:

Bibliographic Details
Main Authors:	Giamouzis, Christos, Garyfallou, Dimitrios, Evmorfopoulos, Nestor, Stamoulis, George
Format:	Preprint
Published:	2024
Subjects:	Numerical Analysis Hardware Architecture Computational Engineering, Finance, and Science
Online Access:	Acceder al recurso
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

MORCIC: Model Order Reduction Techniques for Electromagnetic Models of Integrated Circuits
by: Garyfallou, Dimitrios, et al.
Published: (2023)

Automated Multi-Agent Workflows for RTL Design
by: Bhattaram, Amulya, et al.
Published: (2025)

Workload-Aware Early-Stage Power Delivery Network Optimization via Architectural Power Traces
by: Hayes, Oran, et al.
Published: (2026)

High-Performance Pipelined NTT Accelerators with Homogeneous Digit-Serial Modulo Arithmetic
by: Alexakis, George, et al.
Published: (2025)

Accelerating Physics-Based Electromigration Analysis via Rational Krylov Subspaces
by: Tan, Sheldon X. -D., et al.
Published: (2026)

TEMP: A Memory Efficient Physical-aware Tensor Partition-Mapping Framework on Wafer-scale Chips
by: Wang, Huizheng, et al.
Published: (2025)

Efficient transformer adaptation for analog in-memory computing via low-rank adapters
by: Li, Chen, et al.
Published: (2024)

Towards Employing FPGA and ASIP Acceleration to Enable Onboard AI/ML in Space Applications
by: Leon, Vasileios, et al.
Published: (2025)

ATHEENA: A Toolflow for Hardware Early-Exit Network Automation
by: Biggs, Benjamin, et al.
Published: (2023)

HALO: Hardware-aware quantization with low critical-path-delay weights for LLM acceleration
by: Juneja, Rohan, et al.
Published: (2025)

FPGA Resource-aware Structured Pruning for Real-Time Neural Networks
by: Ramhorst, Benjamin, et al.
Published: (2023)

A Dataflow Compiler for Efficient LLM Inference using Custom Microscaling Formats
by: Cheng, Jianyi, et al.
Published: (2023)

Exploiting temporal parallelism for LSTM Autoencoder acceleration on FPGA
by: Leftheriotis, Aimilios, et al.
Published: (2026)

MPAI: A Co-Processing Architecture with MPSoC & AI Accelerators for Vision Applications in Space
by: Leon, Vasileios, et al.
Published: (2024)

SFQ counter-based precomputation for large-scale cryogenic VQE machines
by: Ueno, Yosuke, et al.
Published: (2024)

DAG-aware Synthesis Orchestration
by: Li, Yingjie, et al.
Published: (2023)

Code size reduction by advanced near addressing modes
by: Nuernberger, Kajetan, et al.
Published: (2026)

Combining Fault Tolerance Techniques and COTS SoC Accelerators for Payload Processing in Space
by: Leon, Vasileios, et al.
Published: (2025)

LIMINAL: Exploring The Frontiers of LLM Decode Performance
by: Davies, Michael, et al.
Published: (2025)

Learning-driven Physically-aware Large-scale Circuit Gate Sizing
by: Ye, Yuyang, et al.
Published: (2024)

PolyLUT: Ultra-low Latency Polynomial Inference with Hardware-Aware Structured Pruning
by: Andronic, Marta, et al.
Published: (2025)

Accelerating GNN Training through Locality-aware Dropout and Merge
by: Sun, Gongjian, et al.
Published: (2025)

TransAxx: Efficient Transformers with Approximate Computing
by: Danopoulos, Dimitrios, et al.
Published: (2024)

A Bespoke Design Approach to Low-Power Printed Microprocessors for Machine Learning Applications
by: Chaidos, Panagiotis, et al.
Published: (2025)

ITERA-LLM: Boosting Sub-8-Bit Large Language Model Inference via Iterative Tensor Decomposition
by: Zheng, Keran, et al.
Published: (2025)

DPUConfig: Optimizing ML Inference in FPGAs Using Reinforcement Learning
by: Patras, Alexandros, et al.
Published: (2026)

Development of High-Performance DSP Algorithms on the European Rad-Hard NG-ULTRA SoC FPGA
by: Leon, Vasileios, et al.
Published: (2024)

Multi-Partner Project: COIN-3D -- Collaborative Innovation in 3D VLSI Reliability
by: Gourdoumanis, George Rafael, et al.
Published: (2026)

RARO: Reliability-aware Conversion with Enhanced Read Performance for QLC SSDs
by: Wang, Yanyun, et al.
Published: (2025)

PIVOT- Input-aware Path Selection for Energy-efficient ViT Inference
by: Moitra, Abhishek, et al.
Published: (2024)

FPGA & VPU Co-Processing in Space Applications: Development and Testing with DSP/AI Benchmarks
by: Leon, Vasileios, et al.
Published: (2025)

Be CIM or Be Memory: A Dual-mode-aware DNN Compiler for CIM Accelerators
by: Zhao, Shixin, et al.
Published: (2025)

SMOF: Streaming Modern CNNs on FPGAs with Smart Off-Chip Eviction
by: Toupas, Petros, et al.
Published: (2024)

Accelerating AI and Computer Vision for Satellite Pose Estimation on the Intel Myriad X Embedded SoC
by: Leon, Vasileios, et al.
Published: (2024)

TaiBai: A fully programmable brain-inspired processor with topology-aware efficiency
by: Li, Qianpeng, et al.
Published: (2025)

Ecco: Improving Memory Bandwidth and Capacity for LLMs via Entropy-aware Cache Compression
by: Cheng, Feng, et al.
Published: (2025)

Relaxed exception semantics for Arm-A (extended version)
by: Simner, Ben, et al.
Published: (2024)

fpgaHART: A toolflow for throughput-oriented acceleration of 3D CNNs for HAR onto FPGAs
by: Toupas, Petros, et al.
Published: (2023)

FMM-X3D: FPGA-based modeling and mapping of X3D for Human Action Recognition
by: Toupas, Petros, et al.
Published: (2023)

Darwin3: A large-scale neuromorphic chip with a Novel ISA and On-Chip Learning
by: Ma, De, et al.
Published: (2023)