Cover Image

Hardware Accelerators for Artificial Intelligence

Fuente: arXiv

Saved in:

Bibliographic Details
Main Authors:	Ahsan, S M Mojahidul, Dhungel, Anurag, Chowdhury, Mrittika, Hasan, Md Sakib, Hoque, Tamzidul
Format:	Preprint
Published:	2024
Subjects:	Hardware Architecture Emerging Technologies
Online Access:	Acceder al recurso
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

Hybrid Temporal Computing for Lower Power Hardware Accelerators
by: Tasnim, Maliha, et al.
Published: (2024)

A 5T-2MTJ STT-assisted Spin Orbit Torque based Ternary Content Addressable Memory for Hardware Accelerators
by: Narla, Siri, et al.
Published: (2024)

Monolithic 3D Integration for Null Convention Logic (NCL)-Based Asynchronous Circuits
by: Zhang, Xiameng, et al.
Published: (2026)

Fault-Free Analog Computing with Imperfect Hardware
by: Xu, Zhicheng, et al.
Published: (2025)

Scalable Connectivity for Ising Machines: Dense to Sparse
by: Sajeeb, M Mahmudul Hasan, et al.
Published: (2025)

Partially-Precise Computing Paradigm for Efficient Hardware Implementation of Application-Specific Embedded Systems
by: Faryabi, Mohsen, et al.
Published: (2024)

CQ-CiM: Hardware-Aware Embedding Shaping for Robust CiM-Based Retrieval
by: Li, Xinzhao, et al.
Published: (2026)

Architecture-Level Modeling of Photonic Deep Neural Network Accelerators
by: Andrulis, Tanner, et al.
Published: (2024)

ANCoEF: Asynchronous Neuromorphic Algorithm/Hardware Co-Exploration Framework with a Fully Asynchronous Simulator
by: Zhang, Jian, et al.
Published: (2024)

A Survey on Deep Learning Hardware Accelerators for Heterogeneous HPC Platforms
by: Silvano, Cristina, et al.
Published: (2023)

ARMAN: A Reconfigurable Monolithic 3D Accelerator Architecture for Convolutional Neural Networks
by: Sedaghatgoo, Ali, et al.
Published: (2024)

All-in-One Analog AI Hardware: On-Chip Training and Inference with Conductive-Metal-Oxide/HfOx ReRAM Devices
by: Falcone, Donato Francesco, et al.
Published: (2025)

Probabilistic approximate optimization using single-photon avalanche diode arrays
by: Alswaidan, Ziyad, et al.
Published: (2026)

Hardware-Efficient Photonic Tensor Core: Accelerating Deep Neural Networks with Structured Compression
by: Ning, Shupeng, et al.
Published: (2025)

Online Soft Error Tolerance in ReRAM Crossbars for Deep Learning Accelerators
by: Khezeli, Benyamin, et al.
Published: (2024)

XL-HD: Extended Learning in Hyperdimensional Computing via Deterministic Projections for In-Memory Accelerators
by: Moon, Sabrina Hassan, et al.
Published: (2026)

MPAI: A Co-Processing Architecture with MPSoC & AI Accelerators for Vision Applications in Space
by: Leon, Vasileios, et al.
Published: (2024)

HAVEN: High-Bandwidth Flash Augmented Vector Engine for Large-Scale Approximate Nearest-Neighbor Search Acceleration
by: Hsu, Po-Kai, et al.
Published: (2026)

Enhancing Test Efficiency through Automated ATPG-Aware Lightweight Scan Instrumentation
by: Paria, Sudipta, et al.
Published: (2025)

Reconfigurable Intelligent Surfaces for THz: Hardware Design and Signal Processing Challenges
by: Alexandropoulos, George C., et al.
Published: (2024)

Investigation of Hardware Architecture Effects on Quantum Algorithm Performance: A Comparative Hardware Study
by: Oralkhan, Askar, et al.
Published: (2026)

SCE-NTT: A Hardware Accelerator for Number Theoretic Transform Using Superconductor Electronics
by: Razmkhah, Sasan, et al.
Published: (2025)

CLAASIC: a Cortex-Inspired Hardware Accelerator
by: Puente, Valentin, et al.
Published: (2016)

A Novel 8T SRAM-Based In-Memory Computing Architecture for MAC-Derived Logical Functions
by: M, Amogh K, et al.
Published: (2025)

Lightening-Transformer: A Dynamically-operated Optically-interconnected Photonic Transformer Accelerator
by: Zhu, Hanqing, et al.
Published: (2023)

Scaling Analog Photonic Accelerators for Byte-Size, Integer General Matrix Multiply (GEMM) Kernels
by: Alo, Oluwaseun Adewunmi, et al.
Published: (2024)

Stoch-IMC: A Bit-Parallel Stochastic In-Memory Computing Architecture Based on STT-MRAM
by: Hajisadeghi, Amir M., et al.
Published: (2024)

Bayes2IMC: In-Memory Computing for Bayesian Binary Neural Networks
by: Katti, Prabodh, et al.
Published: (2024)

Scalable 28nm IC implementation of coupled oscillator network featuring tunable topology and complexity
by: Neyaz, S. Y., et al.
Published: (2025)

Omni 3D: BEOL-Compatible 3D Logic with Omnipresent Power, Signal, and Clock
by: Choi, Suhyeong, et al.
Published: (2024)

A Reconfigurable Time-Domain In-Memory Computing Macro using FeFET-Based CAM with Multilevel Delay Calibration in 28 nm CMOS
by: Mattar, Jeries, et al.
Published: (2025)

All-in-Memory Stochastic Computing using ReRAM
by: de Lima, João Paulo C., et al.
Published: (2025)

Parallax: A Compiler for Neutral Atom Quantum Computers under Hardware Constraints
by: Ludmir, Jason, et al.
Published: (2024)

Running Conventional Automatic Speech Recognition on Memristor Hardware: A Simulated Approach
by: Rossenbach, Nick, et al.
Published: (2025)

Approximate Computing Survey, Part I: Terminology and Software & Hardware Approximation Techniques
by: Leon, Vasileios, et al.
Published: (2023)

PICO-RAM: A PVT-Insensitive Analog Compute-In-Memory SRAM Macro with In-Situ Multi-Bit Charge Computing and 6T Thin-Cell-Compatible Layout
by: Chen, Zhiyu, et al.
Published: (2024)

SuperFlow: A Fully-Customized RTL-to-GDS Design Automation Flow for Adiabatic Quantum-Flux-Parametron Superconducting Circuits
by: Xie, Yanyue, et al.
Published: (2024)

Everything You Wanted to Know About Consumer Light Management in Smart Energy
by: Mohanty, Prajnyajit, et al.
Published: (2024)

Apparate: Evading Memory Hierarchy with GodSpeed Wireless-on-Chip
by: GS, Nitesh Narayana, et al.
Published: (2024)

WAGONN: Weight Bit Agglomeration in Crossbar Arrays for Reduced Impact of Interconnect Resistance on DNN Inference Accuracy
by: Victor, Jeffry, et al.
Published: (2024)