Cover Image

GraCo -- A Graph Composer for Integrated Circuits

Fuente: arXiv

Saved in:

Bibliographic Details
Main Authors:	Uhlich, Stefan, Bonetti, Andrea, Venkitaraman, Arun, Momeni, Ali, Matsuo, Ryoga, Hsieh, Chia-Yu, Ohbuchi, Eisaku, Servadei, Lorenzo
Format:	Preprint
Published:	2024
Subjects:	Machine Learning Hardware Architecture
Online Access:	Acceder al recurso
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

Schemato -- An LLM for Netlist-to-Schematic Conversion
by: Matsuo, Ryoga, et al.
Published: (2024)

SPICEMixer - Netlist-Level Circuit Evolution
by: Uhlich, Stefan, et al.
Published: (2025)

GENIE-ASI: Generative Instruction and Executable Code for Analog Subcircuit Identification
by: Pham, Phuoc, et al.
Published: (2025)

Locality-aware Surrogates for Gradient-based Black-box Optimization
by: Momeni, Ali, et al.
Published: (2025)

Mozart: A Chiplet Ecosystem-Accelerator Codesign Framework for Composable Bespoke Application Specific Integrated Circuits
by: Jin, Haoran, et al.
Published: (2025)

Analog Solver Circuit for Linear Symmetric Positive-Definite Systems at a Complexity Independent of Matrix Size
by: Abdelaleim, Osama, et al.
Published: (2025)

Composing Mini Oscilloscope on Embedded Systems
by: Romero, Brennan, et al.
Published: (2025)

Soft Error Probability Estimation of Nano-scale Combinational Circuits
by: Jockar, Ali, et al.
Published: (2025)

SPICE-PIDE: A Methodology for Design and Optimization of Integrated Circuits
by: Taraporewalla, Jehan, et al.
Published: (2024)

CIS: Composable Instruction Set for Data Streaming Applications
by: Yang, Yu, et al.
Published: (2024)

Rainbow: A Composable Coherence Protocol for Multi-Chip Servers
by: Menezo, Lucia G., et al.
Published: (2020)

FILCO: Flexible Composing Architecture with Real-Time Reconfigurability for DNN Acceleration
by: Chen, Xingzhen, et al.
Published: (2026)

EEspice: A Modular Circuit Simulation Platform with Parallel Device Model Evaluation via Graph Coloring
by: Bao, Xuanhao, et al.
Published: (2026)

Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation
by: Gao, Ming, et al.
Published: (2025)

3D-Carbon: An Analytical Carbon Modeling Tool for 3D and 2.5D Integrated Circuits
by: Zhao, Yujie, et al.
Published: (2023)

Pedagogically Motivated and Composable Open-Source RISC-V Processors for Computer Science Education
by: McDougall, Ian, et al.
Published: (2025)

CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design
by: Fang, Wenji, et al.
Published: (2025)

Circuits and Systems for Embodied AI: Exploring uJ Multi-Modal Perception for Nano-UAVs on the Kraken Shield
by: Potocnik, Viviane, et al.
Published: (2024)

A Composable Dynamic Sparse Dataflow Architecture for Efficient Event-based Vision Processing on FPGA
by: Gao, Yizhao, et al.
Published: (2024)

Marco: Configurable Graph-Based Task Solving and Multi-AI Agents Framework for Hardware Design
by: Ho, Chia-Tung, et al.
Published: (2025)

Human-AI Interaction: Evaluating LLM Reasoning on Digital Logic Circuit included Graph Problems, in terms of creativity in design and analysis
by: Thota, Yogeswar Reddy, et al.
Published: (2026)

ResiLogic: Leveraging Composability and Diversity to Design Fault and Intrusion Resilient Chips
by: Sheikh, Ahmad T., et al.
Published: (2024)

Design and Performance Analysis of an Ultra-Low Power Integrate-and-Fire Neuron Circuit Using Nanoscale Side-contacted Field Effect Diode Technology
by: Motaman, Seyedmohamadjavad, et al.
Published: (2024)

GraNNite: Enabling High-Performance Execution of Graph Neural Networks on Resource-Constrained Neural Processing Units
by: Das, Arghadip, et al.
Published: (2025)

Co-Designing Graph-based Approximate Nearest Neighbor Search at Billion Scale for Processing-in-Memory
by: Chen, Sitian, et al.
Published: (2026)

CPPL: A Circuit Prompt Programming Language
by: Yin, Shuo, et al.
Published: (2026)

JugglePAC: A Pipelined Accumulation Circuit
by: Houraniah, Ahmad, et al.
Published: (2023)

PICBench: Benchmarking LLMs for Photonic Integrated Circuits Design
by: Wu, Yuchao, et al.
Published: (2025)

Accelerating Transistor-Level Simulation of Integrated Circuits via Equivalence of RC Long-Chain Structures
by: Tang, Ruibai, et al.
Published: (2025)

Recurrent CircuitSAT Sampling for Sequential Circuits
by: Ardakani, Arash, et al.
Published: (2025)

AiEDA: Agentic AI Design Framework for Digital ASIC System Design
by: Patra, Aditya, et al.
Published: (2024)

Designing Approximate Arithmetic Circuits with Combined Error Constraints
by: Češka, Milan, et al.
Published: (2022)

Constant Depth Threshold Circuits For Exhaustive Epistasis Detection
by: Ribeiro, André, et al.
Published: (2026)

A Review of SRAM-based Compute-in-Memory Circuits
by: Yoshioka, Kentaro, et al.
Published: (2024)

Efficient Trace for RISC-V: Design, Evaluation, and Integration in CVA6
by: Laghi, Umberto, et al.
Published: (2025)

DEMOTIC: A Differentiable Sampler for Multi-Level Digital Circuits
by: Ardakani, Arash, et al.
Published: (2025)

Graph Neural Networks Based Analog Circuit Link Prediction
by: Pan, Guanyuan, et al.
Published: (2025)

LaMAGIC: Language-Model-based Topology Generation for Analog Integrated Circuits
by: Chang, Chen-Chia, et al.
Published: (2024)

Symbolic Timing Analysis of Digital Circuits Using Analytic Delay Functions
by: Thaqi, Era, et al.
Published: (2025)

AnalogGym: An Open and Practical Testing Suite for Analog Circuit Synthesis
by: Li, Jintao, et al.
Published: (2024)