MixPE: Quantization and Hardware Co-design for Efficient LLM Inference

Documenti analoghi

• APSQ: Additive Partial Sum Quantization with Algorithm-Hardware Co-Design
  di: Tan, Yonghao, et al.
  Pubblicazione: (2025)
• PipeRTL: Timing-Aware Pipeline Optimization at IR-Level for RTL Generation
  di: Yin, Shuo, et al.
  Pubblicazione: (2026)
• On-Chip Hardware-Aware Quantization for Mixed Precision Neural Networks
  di: Huang, Wei, et al.
  Pubblicazione: (2023)
• LLM4EDA: Emerging Progress in Large Language Models for Electronic Design Automation
  di: Zhong, Ruizhe, et al.
  Pubblicazione: (2023)
• Harmonia: Algorithm-Hardware Co-Design for Memory- and Compute-Efficient BFP-based LLM Inference
  di: Wang, Xinyu, et al.
  Pubblicazione: (2026)