Image de couverture de livre

From CISC to RISC: language-model guided assembly transpilation

Fuente: arXiv

Enregistré dans:

Détails bibliographiques
Auteurs principaux:	Heakl, Ahmed, Abi, Chaimaa, Hossam, Rania, Mahmoud, Abdulrahman
Format:	Preprint
Publié:	2024
Sujets:	Programming Languages Hardware Architecture
Accès en ligne:	Acceder al recurso
Tags:	Ajouter un tag Pas de tags, Soyez le premier à ajouter un tag!

Documents similaires

Guaranteed Guess: A Language Modeling Approach for CISC-to-RISC Transpilation with Testing Guarantees
par: Heakl, Ahmed, et autres
Publié: (2025)

CASS: Nvidia to AMD Transpilation with Data, Models, and Benchmark
par: Heakl, Ahmed, et autres
Publié: (2025)

Zoozve: A Strip-Mining-Free RISC-V Vector Extension with Arbitrary Register Grouping Compilation Support (WIP)
par: Xu, Siyi, et autres
Publié: (2025)

ChipGPT: How far are we from natural language hardware design
par: Chang, Kaiyan, et autres
Publié: (2023)

Optimization of Armv9 architecture general large language model inference performance based on Llama.cpp
par: Chen, Longhao, et autres
Publié: (2024)

Register Aggregation for Hardware Decompilation
par: Rao, Varun, et autres
Publié: (2024)

Relaxed exception semantics for Arm-A (extended version)
par: Simner, Ben, et autres
Publié: (2024)

An Optimizing Framework on MLIR for Efficient FPGA-based Accelerator Generation
par: Zhang, Weichuang, et autres
Publié: (2024)

There and Back Again: A Netlist's Tale with Much Egraphin'
par: Smith, Gus Henry, et autres
Publié: (2024)

Scaling Program Synthesis Based Technology Mapping with Equality Saturation
par: Smith, Gus Henry, et autres
Publié: (2024)

SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration
par: Zhuang, Jinming, et autres
Publié: (2024)

E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis
par: Chen, Chen, et autres
Publié: (2024)

Tywaves: A Typed Waveform Viewer for Chisel
par: Meloni, Raffaele, et autres
Publié: (2024)

Generation of Compiler Backends from Formal Models of Hardware
par: Smith, Gus Henry
Publié: (2024)

Parameterized Hardware Design with Latency-Abstract Interfaces
par: Nigam, Rachit, et autres
Publié: (2024)

FPGA Technology Mapping Using Sketch-Guided Program Synthesis
par: Smith, Gus Henry, et autres
Publié: (2024)

Optimizing High-Level Synthesis Designs with Retrieval-Augmented Large Language Models
par: Xu, Haocheng, et autres
Publié: (2024)

VerilogMonkey: Exploring Parallel Scaling for Automated Verilog Code Generation with LLMs
par: Niu, Juxin, et autres
Publié: (2025)

The Program Hypergraph: Multi-Way Relational Structure for Geometric Algebra, Spatial Compute, and Physics-Aware Compilation
par: Haynes, Houston
Publié: (2026)

VRank: Enhancing Verilog Code Generation from Large Language Models via Self-Consistency
par: Zhao, Zhuorui, et autres
Publié: (2025)

WaveCert: Translation Validation for Asynchronous Dataflow Programs via Dynamic Fractional Permissions
par: Lin, Zhengyao, et autres
Publié: (2023)

SpecLoop: An Agentic RTL-to-Specification Framework with Formal Verification Feedback Loop
par: Chang, Fu-Chieh, et autres
Publié: (2026)

HEC: Equivalence Verification Checking for Code Transformation via Equality Saturation
par: Yin, Jiaqi, et autres
Publié: (2025)

Partial Cross-Compilation and Mixed Execution for Accelerating Dynamic Binary Translation
par: Gu, Yuhao, et autres
Publié: (2025)

Relational Hoare Logic for High-Level Synthesis of Hardware Accelerators
par: Tanaka, Izumi, et autres
Publié: (2026)

RTLCoder: Outperforming GPT-3.5 in Design RTL Generation with Our Open-Source Dataset and Lightweight Solution
par: Liu, Shang, et autres
Publié: (2023)

Comparing Methods for the Cross-Level Verification of SystemC Peripherals with Symbolic Execution
par: Rudkowski, Karl Aaron, et autres
Publié: (2025)

HaVen: Hallucination-Mitigated LLM for Verilog Code Generation Aligned with HDL Engineers
par: Yang, Yiyao, et autres
Publié: (2025)

MINISA: Minimal Instruction Set Architecture for Next-gen Reconfigurable Inference Accelerator
par: Tong, Jianming, et autres
Publié: (2026)

ACT: Automatically Generating Compiler Backends from Tensor Accelerator ISA Descriptions
par: Jain, Devansh, et autres
Publié: (2025)

NEURA: A Unified and Retargetable Compilation Framework for Coarse-Grained Reconfigurable Architectures
par: Li, Shangkun, et autres
Publié: (2026)

AutoVeriFix+: High-Correctness RTL Generation via Trace-Aware Causal Fix and Semantic Redundancy Pruning
par: Tan, Yan, et autres
Publié: (2026)

CODMAS: A Dialectic Multi-Agent Collaborative Framework for Structured RTL Optimization
par: Chang, Che-Ming, et autres
Publié: (2026)

A2H-MAS: An Algorithm-to-HLS Multi-Agent System for Automated and Reliable FPGA Implementation
par: Lei, Jie, et autres
Publié: (2025)

Latency Based Tiling
par: Cashman, Jack
Publié: (2025)

Allo: A Programming Model for Composable Accelerator Design
par: Chen, Hongzheng, et autres
Publié: (2024)

Quantum Register Machine: Efficient Implementation of Quantum Recursive Programs
par: Zhang, Zhicheng, et autres
Publié: (2024)

Dual-Use Commercial and Military Communications on a Single Platform using RAN Domain Specific Language
par: Gatherer, Alan, et autres
Publié: (2024)

Automatically Improving LLM-based Verilog Generation using EDA Tool Feedback
par: Blocklove, Jason, et autres
Publié: (2024)

LLM-Aided Compilation for Tensor Accelerators
par: Hong, Charles, et autres
Publié: (2024)