Calibrating DRAMPower Model for HPC: A Runtime Perspective from Real-Time Measurements
Fuente:
arXiv
Guardado en:
| Autores principales: | , , , , , , |
|---|---|
| Formato: | Preprint |
| Publicado: |
2024
|
| Materias: | |
| Acceso en línea: | |
| Etiquetas: |
Agregar Etiqueta
Sin Etiquetas, Sea el primero en etiquetar este registro!
|
| _version_ | 1866915475846332416 |
|---|---|
| author | Shi, Xinyu Abdelhamid, Dina Ali Ilsche, Thomas Chamazcoti, Saeideh Alinezhad Evenblij, Timon Gupta, Mohit Catthoor, Francky |
| author_facet | Shi, Xinyu Abdelhamid, Dina Ali Ilsche, Thomas Chamazcoti, Saeideh Alinezhad Evenblij, Timon Gupta, Mohit Catthoor, Francky |
| contents | Main memory's rising energy consumption has emerged as a critical challenge in modern computing architectures, particularly in large-scale systems, driven by frequent access patterns, growing data volumes, and insufficient power management strategies. Accurate modeling of DRAM power consumption is essential to address this challenge and optimize energy efficiency. However, existing modeling tools often rely on vendor-provided datasheet values that are obtained under worst-case or idealized conditions. As a result, they fail to capture important system-level factors, such as temperature variations, chip aging, and workload-induced variability, which leads to significant discrepancies between estimated and actual power consumption observed in real deployments. In this work, we propose a runtime calibration methodology for the DRAMPower model using energy measurements collected from real-system experiments. By applying custom memory benchmarks on an HPC cluster and leveraging fine-grained power monitoring infrastructure, we refine key current parameters (IDD values) in the model. Our calibration reduces the average energy estimation error to less than 5%, substantially improving modeling accuracy and making DRAMPower a more reliable tool for power-aware system design and optimization on the target server platform. |
| format | Preprint |
| id |
arxiv_https___arxiv_org_abs_2411_17960 |
| institution | arXiv |
| publishDate | 2024 |
| record_format | arxiv |
| spellingShingle | Calibrating DRAMPower Model for HPC: A Runtime Perspective from Real-Time Measurements Shi, Xinyu Abdelhamid, Dina Ali Ilsche, Thomas Chamazcoti, Saeideh Alinezhad Evenblij, Timon Gupta, Mohit Catthoor, Francky Hardware Architecture Main memory's rising energy consumption has emerged as a critical challenge in modern computing architectures, particularly in large-scale systems, driven by frequent access patterns, growing data volumes, and insufficient power management strategies. Accurate modeling of DRAM power consumption is essential to address this challenge and optimize energy efficiency. However, existing modeling tools often rely on vendor-provided datasheet values that are obtained under worst-case or idealized conditions. As a result, they fail to capture important system-level factors, such as temperature variations, chip aging, and workload-induced variability, which leads to significant discrepancies between estimated and actual power consumption observed in real deployments. In this work, we propose a runtime calibration methodology for the DRAMPower model using energy measurements collected from real-system experiments. By applying custom memory benchmarks on an HPC cluster and leveraging fine-grained power monitoring infrastructure, we refine key current parameters (IDD values) in the model. Our calibration reduces the average energy estimation error to less than 5%, substantially improving modeling accuracy and making DRAMPower a more reliable tool for power-aware system design and optimization on the target server platform. |
| title | Calibrating DRAMPower Model for HPC: A Runtime Perspective from Real-Time Measurements |
| topic | Hardware Architecture |
| url | https://arxiv.org/abs/2411.17960 |