A 65-nm Reliable 6T CMOS SRAM Cell with Minimum Size Transistors

Documenti analoghi

• An Affordable Experimental Technique for SRAM Write Margin Characterization for Nanometer CMOS Technologies
  di: Alorda, Bartomeu, et al.
  Pubblicazione: (2024)
• Single Event Upsets characterization of 65 nm CMOS 6T and 8T SRAM cells for ground level environment
  di: Malagon, Daniel, et al.
  Pubblicazione: (2024)
• SRAM Alpha-SER Estimation From Word-Line Voltage Margin Measurements: Design Architecture and Experimental Results
  di: Torrens, Gabriel, et al.
  Pubblicazione: (2024)
• SRAM-Based PUF Reliability Prediction Using Cell-Imbalance Characterization in the State Space Diagram
  di: Torrens, Gabriel, et al.
  Pubblicazione: (2024)
• Estimation during Design Phases of Suitable SRAM Cells for PUF Applications Using Separatrix and Mismatch Metrics
  di: Alheyasat, Abdel, et al.
  Pubblicazione: (2024)