Copertina

Instruction Scheduling in the Saturn Vector Unit

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Zhao, Jerry, Grubb, Daniel, Rusch, Miles, Wei, Tianrui, Anderson, Kevin, Nikolic, Borivoje, Asanovic, Krste
Natura:	Preprint
Pubblicazione:	2024
Soggetti:	Hardware Architecture
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

NeCTAr: A Heterogeneous RISC-V SoC for Language Model Inference in Intel 16
di: Schmulbach, Viansa, et al.
Pubblicazione: (2025)

Efficient Implementation of RISC-V Vector Permutation Instructions
di: Titopoulos, Vasileios, et al.
Pubblicazione: (2025)

AraOS: Analyzing the Impact of Virtual Memory Management on Vector Unit Performance
di: Perotti, Matteo, et al.
Pubblicazione: (2025)

Instruction-Based Coordination of Heterogeneous Processing Units for Acceleration of DNN Inference
di: Petropoulos, Anastasios, et al.
Pubblicazione: (2025)

Spatz: Clustering Compact RISC-V-Based Vector Units to Maximize Computing Efficiency
di: Perotti, Matteo, et al.
Pubblicazione: (2023)

BlissCam: Boosting Eye Tracking Efficiency with Learned In-Sensor Sparse Sampling
di: Feng, Yu, et al.
Pubblicazione: (2024)

FADiff: Fusion-Aware Differentiable Optimization for DNN Scheduling on Tensor Accelerators
di: Jia, Shuao, et al.
Pubblicazione: (2025)

IMMSched: Interruptible Multi-DNN Scheduling via Parallel Multi-Particle Optimizing Subgraph Isomorphism
di: Zhao, Boran, et al.
Pubblicazione: (2026)

VitaLLM: A Versatile, Ultra-Compact Ternary LLM Accelerator with Dependency-Aware Scheduling
di: Lin, Zi-Wei, et al.
Pubblicazione: (2026)

Optimising Iteration Scheduling for Full-State Vector Simulation of Quantum Circuits on FPGAs
di: Moawad, Youssef, et al.
Pubblicazione: (2024)

SIP: Autotuning GPU Native Schedules via Stochastic Instruction Perturbation
di: He, Guoliang, et al.
Pubblicazione: (2024)

Jack Unit: An Area- and Energy-Efficient Multiply-Accumulate (MAC) Unit Supporting Diverse Data Formats
di: Noh, Seock-Hwan, et al.
Pubblicazione: (2025)

SoMa: Identifying, Exploring, and Understanding the DRAM Communication Scheduling Space for DNN Accelerators
di: Cai, Jingwei, et al.
Pubblicazione: (2025)

RoSE-Opt: Robust and Efficient Analog Circuit Parameter Optimization with Knowledge-infused Reinforcement Learning
di: Cao, Weidong, et al.
Pubblicazione: (2024)

Rethinking Compute Substrates for 3D-Stacked Near-Memory LLM Decoding: Microarchitecture-Scheduling Co-Design
di: Ai, Chenyang, et al.
Pubblicazione: (2026)

Register Dispersion: Reducing the Footprint of the Vector Register File in Vector Engines of Low-Cost RISC-V CPUs
di: Titopoulos, Vasileios, et al.
Pubblicazione: (2025)

An Energy-Efficient Approximate Posit Multiply-Divide Unit
di: Thotli, Rishi, et al.
Pubblicazione: (2026)

RTGPU: Real-Time Computing with Graphics Processing Units
di: Gheibi-Fetrat, Atiyeh, et al.
Pubblicazione: (2025)

SATA: Sparsity-Aware Scheduling for Selective Token Attention
di: Fan, Zhenkun, et al.
Pubblicazione: (2026)

NeuroAI Temporal Neural Networks (NeuTNNs): Microarchitecture and Design Framework for Specialized Neuromorphic Processing Units
di: Venkatachalam, Shanmuga, et al.
Pubblicazione: (2026)

ReGate: Enabling Power Gating in Neural Processing Units
di: Xue, Yuqi, et al.
Pubblicazione: (2025)

MTU: The Multifunction Tree Unit for Accelerating Zero-Knowledge Proofs
di: Mo, Jianqiao, et al.
Pubblicazione: (2025)

Energy-Efficient QoS-Aware Scheduling for S-NUCA Many-Cores
di: Wasala, Sudam M., et al.
Pubblicazione: (2025)

A "New Ara" for Vector Computing: An Open Source Highly Efficient RISC-V V 1.0 Vector Processor Design
di: Perotti, Matteo, et al.
Pubblicazione: (2022)

AraXL: A Physically Scalable, Ultra-Wide RISC-V Vector Processor Design for Fast and Efficient Computation on Long Vectors
di: Purayil, Navaneeth Kunhi, et al.
Pubblicazione: (2025)

Cross-Layer Design of Vector-Symbolic Computing: Bridging Cognition and Brain-Inspired Hardware Acceleration
di: Du, Shuting, et al.
Pubblicazione: (2025)

Support Vector Machines Classification on Bendable RISC-V
di: Vergos, Polykarpos, et al.
Pubblicazione: (2025)

SAT-based Exact Modulo Scheduling Mapping for Resource-Constrained CGRAs
di: Tirelli, Cristian, et al.
Pubblicazione: (2024)

Optimizing Layer-Fused Scheduling of Transformer Networks on Multi-accelerator Platforms
di: Colleman, Steven, et al.
Pubblicazione: (2024)

Retrieve, Schedule, Reflect: LLM Agents for Chip QoR Optimization
di: ouyang, Yikang, et al.
Pubblicazione: (2026)

Multi-Dimensional Vector ISA Extension for Mobile In-Cache Computing
di: Khadem, Alireza, et al.
Pubblicazione: (2025)

EONSim: An NPU Simulator for On-Chip Memory and Embedding Vector Operations
di: Choi, Sangun, et al.
Pubblicazione: (2025)

Empowering Vector Architectures for ML: The CAMP Architecture for Matrix Multiplication
di: Nojehdeh, Mohammadreza Esmali, et al.
Pubblicazione: (2025)

PULSE: Parametric Hardware Units for Low-power Sparsity-Aware Convolution Engine
di: Aliyev, Ilkin, et al.
Pubblicazione: (2024)

Virgo: Cluster-level Matrix Unit Integration in GPUs for Scalability and Energy Efficiency
di: Kim, Hansung, et al.
Pubblicazione: (2024)

Asynchronous Memory Access Unit: Exploiting Massive Parallelism for Far Memory Access
di: Wang, Luming, et al.
Pubblicazione: (2024)

RPU -- A Reasoning Processing Unit
di: Adiletta, Matthew, et al.
Pubblicazione: (2026)

Unlimited Vector Processing for Wireless Baseband Based on RISC-V Extension
di: Jiang, Limin, et al.
Pubblicazione: (2025)

Optimizing Structured-Sparse Matrix Multiplication in RISC-V Vector Processors
di: Titopoulos, Vasileios, et al.
Pubblicazione: (2025)

TROOP: At-the-Roofline Performance for Vector Processors on Low Operational Intensity Workloads
di: Purayil, Navaneeth Kunhi, et al.
Pubblicazione: (2025)