Cover Image

Hardware architecture and routing-aware training for optimal memory usage: a case study

Fuente: arXiv

Saved in:

Bibliographic Details
Main Authors:	Weber, Jimmy, Ballet, Theo, Payvand, Melika
Format:	Preprint
Published:	2024
Subjects:	Emerging Technologies
Online Access:	Acceder al recurso
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

DelGrad: Exact event-based gradients for training delays and weights on spiking neuromorphic hardware
by: Göltz, Julian, et al.
Published: (2024)

Adaptive Extreme Edge Computing for Wearable Devices
by: Covi, Erika, et al.
Published: (2020)

PKCA: A priori‐knowledge and congestion‐awareness method for adaptive routing algorithms in mesh architectures
by: Yongchang Wang, et al.
Published: (2024)

CarbonPATH: Carbon-aware pathfinding and architecture optimization for chiplet-based AI systems
by: Sudarshan, Chetan Choppali, et al.
Published: (2026)

An RRAM compute-in-memory architecture for high energy-efficient processing of binary matrix-vector multiplication in cryptography
by: Yue, Hao, et al.
Published: (2025)

A 120dB Programmable-Range On-Chip Pulse Generator for Characterizing Ferroelectric Devices
by: Narayanan, Shyam, et al.
Published: (2022)

UDON: A case for offloading to general purpose compute on CXL memory
by: Hermes, Jon, et al.
Published: (2024)

Uncertainty-triggered wake-up enables energy-efficient, error-resilient edge AI with memristor front ends
by: Ballet, Théo, et al.
Published: (2026)

The Logarithmic Memristor-Based Bayesian Machine
by: Turck, Clément, et al.
Published: (2024)

Hardware-aware training of models with synaptic delays for digital event-driven neuromorphic processors
by: Patino-Saucedo, Alberto, et al.
Published: (2024)

Hardware in Loop Learning with Spin Stochastic Neurons
by: Islam, A N M Nafiul, et al.
Published: (2023)

Towards 3D AI Hardware: Fine-Grain Hardware Characterization of 3D Stacks for Heterogeneous System Integration & AI Systems
by: Kurshan, Eren, et al.
Published: (2024)

Fast offset corrected in-memory training
by: Rasch, Malte J., et al.
Published: (2023)

Hardware-software co-exploration with racetrack memory based in-memory computing for CNN inference in embedded systems
by: Choong, Benjamin Chen Ming, et al.
Published: (2025)

Hardware implementation of digital memcomputing on small-size FPGAs
by: Nguyen, Dyk Chung, et al.
Published: (2023)

A 64-core mixed-signal in-memory compute chip based on phase-change memory for deep neural network inference
by: Gallo, Manuel Le, et al.
Published: (2022)

Unified Memcapacitor-Memristor Memory for Synaptic Weights and Neuron Temporal Dynamics
by: D'Agostino, Simone, et al.
Published: (2025)

Superconductor bistable vortex memory for data storage and in-memory computing
by: Karamuftuoglu, Mustafa Altay, et al.
Published: (2024)

RTLocating: Intent-aware RTL Localization for Hardware Design Iteration
by: Xing, Changwen, et al.
Published: (2026)

Solving Boolean satisfiability problems with resistive content addressable memories
by: Pedretti, Giacomo, et al.
Published: (2025)

COVERT: Trojan Detection in COTS Hardware via Statistical Activation of Microarchitectural Events
by: Hasan, Mahmudul, et al.
Published: (2026)

Decomposing Large-Scale Ising Problems on FPGAs: A Hybrid Hardware Approach
by: Yin, Ruihong, et al.
Published: (2026)

Hardware-Algorithm Co-Design for Hyperdimensional Computing Based on Memristive System-on-Chip
by: Huang, Yi, et al.
Published: (2025)

Light-Bound Transformers: Hardware-Anchored Robustness for Silicon-Photonic Computer Vision Systems
by: Chen, Xuming, et al.
Published: (2026)

A programmable photonic memory
by: Ashtiani, Farshid
Published: (2024)

Sequential Hamiltonian Assembly: Enhancing the training of combinatorial optimization problems on quantum computers
by: Roshani, Navid, et al.
Published: (2024)

Effects of Linear Modulation of Electrotactile Signals Using a Novel Device on Sensation Naturalness and Perceptual Intensity
by: Bayat, Amirhossein, et al.
Published: (2025)

Rethinking trust in the digital age: An investigation of zero trust architecture's social consequences on organizational culture, collaboration, and knowledge sharing
by: Oladimeji, Ganiyu
Published: (2025)

Photonic KAN: a Kolmogorov-Arnold network inspired efficient photonic neuromorphic architecture
by: Peng, Yiwei, et al.
Published: (2024)

Hardware Implementation of Ring Oscillator Networks Coupled by BEOL Integrated ReRAM for Associative Memory Tasks
by: Choi, Wooseok, et al.
Published: (2025)

Resistive memory-based zero-shot liquid state machine for multimodal event data learning
by: Lin, Ning, et al.
Published: (2023)

SuperSNN: A Hardware-Aware Framework for Physically Realizable, High-Performance Superconducting Spiking Neural Network Chips
by: Song, Changxu, et al.
Published: (2025)

Quantization-aware Photonic Homodyne computing for Accelerated Artificial Intelligence and Scientific Simulation
by: Zhou, Lian, et al.
Published: (2026)

Modulation of switching dynamics in magnetic tunnel junctions for low-error-rate computational random-access memory
by: Lv, Yang, et al.
Published: (2025)

Programmable superconducting neuron with intrinsic in-memory computation and dual-timescale plasticity for ultra-efficient neuromorphic computing
by: Wang, Muen, et al.
Published: (2026)

Annealing-inspired training of an optical neural network with ternary weights
by: Skalli, Anas, et al.
Published: (2024)

Hardware Accelerators for Artificial Intelligence
by: Ahsan, S M Mojahidul, et al.
Published: (2024)

Design and architecture of the IBM Quantum Engine Compiler
by: Healy, Michael B., et al.
Published: (2024)

Adaptive controllable architecture of analog Ising machine
by: Li, Langyu, et al.
Published: (2026)

Control-free and efficient integrated photonic neural networks via hardware-aware training and pruning
by: Xu, Tengji, et al.
Published: (2024)