Copertina

Agentic-HLS: An agentic reasoning based high-level synthesis system using large language models (AI for EDA workshop 2024)

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Oztas, Ali Emre, Jelodari, Mahdi
Natura:	Preprint
Pubblicazione:	2024
Soggetti:	Artificial Intelligence Hardware Architecture
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

FluxEDA: A Unified Execution Infrastructure for Stateful Agentic EDA
di: Chen, Zhengrui, et al.
Pubblicazione: (2026)

AiEDA: Agentic AI Design Framework for Digital ASIC System Design
di: Patra, Aditya, et al.
Pubblicazione: (2024)

ChatEDA: A Large Language Model Powered Autonomous Agent for EDA
di: He, Zhuolun, et al.
Pubblicazione: (2023)

AutoHLS: Learning to Accelerate Design Space Exploration for HLS Designs
di: Ahmed, Md Rubel, et al.
Pubblicazione: (2024)

LLM-aided explanations of EDA synthesis errors
di: Qiu, Siyu, et al.
Pubblicazione: (2024)

EDA-Aware RTL Generation with Large Language Models
di: Islam, Mubashir ul, et al.
Pubblicazione: (2024)

ForgeHLS: A Large-Scale, Open-Source Dataset for High-Level Synthesis
di: Peng, Zedong, et al.
Pubblicazione: (2025)

Efficient Task Transfer for HLS DSE
di: Ding, Zijian, et al.
Pubblicazione: (2024)

Automatically Improving LLM-based Verilog Generation using EDA Tool Feedback
di: Blocklove, Jason, et al.
Pubblicazione: (2024)

HLS-Eval: A Benchmark and Framework for Evaluating LLMs on High-Level Synthesis Design Tasks
di: Abi-Karam, Stefan, et al.
Pubblicazione: (2025)

ForgeEDA: A Comprehensive Multimodal Dataset for Advancing EDA
di: Shi, Zhengyuan, et al.
Pubblicazione: (2025)

Autonomous Evolution of EDA Tools: Multi-Agent Self-Evolved ABC
di: Yu, Cunxi, et al.
Pubblicazione: (2026)

IICPilot: An Intelligent Integrated Circuit Backend Design Framework Using Open EDA
di: Jiang, Zesong, et al.
Pubblicazione: (2024)

The Survey of Chiplet-based Integrated Architecture: An EDA perspective
di: Chen, Shixin, et al.
Pubblicazione: (2024)

Agentic Architect: An Agentic AI Framework for Architecture Design Exploration and Optimization
di: Blasberg, Alexander, et al.
Pubblicazione: (2026)

LLM4EDA: Emerging Progress in Large Language Models for Electronic Design Automation
di: Zhong, Ruizhe, et al.
Pubblicazione: (2023)

Stream-HLS: Towards Automatic Dataflow Acceleration
di: Basalama, Suhail, et al.
Pubblicazione: (2025)

Hey AI, Generate Me a Hardware Code! Agentic AI-based Hardware Design & Verification
di: Gadde, Deepak Narayan, et al.
Pubblicazione: (2025)

DPU or GPU for Accelerating Neural Networks Inference -- Why not both? Split CNN Inference
di: Oztas, Ali Emre, et al.
Pubblicazione: (2026)

A high-level synthesis approach for precisely-timed, energy-efficient embedded systems
di: Liao, Yuchao, et al.
Pubblicazione: (2024)

MING: An Automated CNN-to-Edge MLIR HLS framework
di: Bi, Jiahong, et al.
Pubblicazione: (2026)

HLStrans: Dataset for C-to-HLS Hardware Code Synthesis
di: Zou, Qingyun, et al.
Pubblicazione: (2025)

DAE4HLS: Exposing Memory-Level Parallelism for High-Level Synthesis using Explicit Decoupling
di: Metz, David, et al.
Pubblicazione: (2026)

FlexLLM: Composable HLS Library for Flexible Hybrid LLM Accelerator Design
di: Zhang, Jiahao, et al.
Pubblicazione: (2026)

R-HLS: An IR for Dynamic High-Level Synthesis and Memory Disambiguation based on Regions and State Edges
di: Metz, David, et al.
Pubblicazione: (2024)

SPRING: Systematic Profiling of Randomly Interconnected Neural Networks Generated by HLS
di: Shi, Rui, et al.
Pubblicazione: (2025)

Analyzing the capabilities of HLS and RTL tools in the design of an FPGA Montgomery Multiplier
di: Ifrim, Rares, et al.
Pubblicazione: (2025)

A3D: Agentic AI flow for autonomous Accelerator Design
di: Nallathambi, Abinand, et al.
Pubblicazione: (2026)

ChatHLS: Towards Systematic Design Automation and Optimization for High-Level Synthesis
di: Li, Runkai, et al.
Pubblicazione: (2025)

Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation
di: Chang, Kaiyan, et al.
Pubblicazione: (2024)

ChipSeek: Optimizing Verilog Generation via EDA-Integrated Reinforcement Learning
di: Chen, Zhirong, et al.
Pubblicazione: (2025)

Optimization of Armv9 architecture general large language model inference performance based on Llama.cpp
di: Chen, Longhao, et al.
Pubblicazione: (2024)

Iceberg: Enhancing HLS Modeling with Synthetic Data
di: Ding, Zijian, et al.
Pubblicazione: (2025)

EDA Corpus: A Large Language Model Dataset for Enhanced Interaction with OpenROAD
di: Wu, Bing-Yue, et al.
Pubblicazione: (2024)

The Dawn of AI-Native EDA: Opportunities and Challenges of Large Circuit Models
di: Chen, Lei, et al.
Pubblicazione: (2024)

ForgeBench: A Machine Learning Benchmark Suite and Auto-Generation Framework for Next-Generation HLS Tools
di: Wanna, Andy, et al.
Pubblicazione: (2025)

DocEDA: Automated Extraction and Design of Analog Circuits from Documents with Large Language Model
di: Chen, Hong Cai, et al.
Pubblicazione: (2024)

SILVIA: Automated Superword-Level Parallelism Exploitation via HLS-Specific LLVM Passes for Compute-Intensive FPGA Accelerators
di: Brignone, Giovanni, et al.
Pubblicazione: (2024)

AiEDA: An Open-Source AI-Aided Design Library for Design-to-Vector
di: Qiu, Yihang, et al.
Pubblicazione: (2025)

SPARQ: Spiking Early-Exit Neural Networks for Energy-Efficient Edge AI
di: Patne, Parth, et al.
Pubblicazione: (2026)