Cover Image

PrefixLLM: LLM-aided Prefix Circuit Design

Fuente: arXiv

Saved in:

Bibliographic Details
Main Authors:	Xiao, Weihua, Putrevu, Venkata Sai Charan, Hemadri, Raghu Vamshi, Garg, Siddharth, Karri, Ramesh
Format:	Preprint
Published:	2024
Subjects:	Hardware Architecture Artificial Intelligence
Online Access:	Acceder al recurso
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

VeriLoC: Line-of-Code Level Prediction of Hardware Design Quality from Verilog Code
by: Hemadri, Raghu Vamshi, et al.
Published: (2025)

Rome was Not Built in a Single Step: Hierarchical Prompting for LLM-based Chip Design
by: Nakkab, Andre, et al.
Published: (2024)

PrefixAgent: An LLM-Powered Design Framework for Efficient Prefix Adder Optimization
by: Zuo, Dongsheng, et al.
Published: (2025)

Retrieval-Guided Reinforcement Learning for Boolean Circuit Minimization
by: Chowdhury, Animesh Basak, et al.
Published: (2024)

Automatically Improving LLM-based Verilog Generation using EDA Tool Feedback
by: Blocklove, Jason, et al.
Published: (2024)

PrefixGPT: Prefix Adder Optimization by a Generative Pre-trained Transformer
by: Ding, Ruogu, et al.
Published: (2025)

LLM-Aided Testbench Generation and Bug Detection for Finite-State Machines
by: Bhandari, Jitendra, et al.
Published: (2024)

C2HLSC: Can LLMs Bridge the Software-to-Hardware Design Gap?
by: Collini, Luca, et al.
Published: (2024)

Make Every Move Count: LLM-based High-Quality RTL Code Generation Using MCTS
by: DeLorenzo, Matthew, et al.
Published: (2024)

Evaluating LLMs for Hardware Design and Test
by: Blocklove, Jason, et al.
Published: (2024)

TrojanGYM: A Detector-in-the-Loop LLM for Adaptive RTL Hardware Trojan Insertion
by: Sreekumar, Saideep, et al.
Published: (2026)

C2HLSC: Leveraging Large Language Models to Bridge the Software-to-Hardware Design Gap
by: Collini, Luca, et al.
Published: (2024)

Masala-CHAI: A Large-Scale SPICE Netlist Dataset for Analog Circuits by Harnessing AI
by: Bhandari, Jitendra, et al.
Published: (2024)

From Concept to Practice: an Automated LLM-aided UVM Machine for RTL Verification
by: Ye, Junhao, et al.
Published: (2025)

VeriCWEty: Embedding enabled Line-Level CWE Detection in Verilog
by: Roy, Prithwish Basu, et al.
Published: (2026)

Kelle: Co-design KV Caching and eDRAM for Efficient LLM Serving in Edge Computing
by: Xia, Tianhua, et al.
Published: (2025)

AssertLLM2: A Comprehensive LLM Benchmark for Assertion Generation from Design Specifications
by: Wu, Yuchao, et al.
Published: (2026)

A Self-Calibrating Framework for Analog Circuit Sizing Using LLM-Derived Analytical Equations
by: Bujana, Antonio J., et al.
Published: (2026)

Configuration Over Selection: Hyperparameter Sensitivity Exceeds Model Differences in Open-Source LLMs for RTL Generation
by: Shao, Minghao, et al.
Published: (2026)

Large Language Model (LLM) for Standard Cell Layout Design Optimization
by: Ho, Chia-Tung, et al.
Published: (2024)

Evaluating LLM-based Workflows for Switched-Mode Power Supply Design
by: Nau, Simon, et al.
Published: (2025)

Towards LLM-based Root Cause Analysis of Hardware Design Failures
by: Qiu, Siyu, et al.
Published: (2025)

LLM-DSE: Searching Accelerator Parameters with LLM Agents
by: Wang, Hanyu, et al.
Published: (2025)

SENTAUR: Security EnhaNced Trojan Assessment Using LLMs Against Undesirable Revisions
by: Bhandari, Jitendra, et al.
Published: (2024)

AI-Powered Agile Analog Circuit Design and Optimization
by: Hu, Jinhai, et al.
Published: (2025)

White-Box Reasoning: Synergizing LLM Strategy and gm/Id Data for Automated Analog Circuit Design
by: Chen, Jianqiu, et al.
Published: (2025)

Accelerating Post-Quantum Cryptography via LLM-Driven Hardware-Software Co-Design
by: Liao, Yuchao, et al.
Published: (2026)

LLM4EDA: Emerging Progress in Large Language Models for Electronic Design Automation
by: Zhong, Ruizhe, et al.
Published: (2023)

Large Language Models (LLMs) for Electronic Design Automation (EDA)
by: Xu, Kangwei, et al.
Published: (2025)

VeriInteresting: An Empirical Study of Model Prompt Interactions in Verilog Code Generation
by: Collini, Luca, et al.
Published: (2026)

ChipBench: A Next-Step Benchmark for Evaluating LLM Performance in AI-Aided Chip Design
by: Yu, Zhongkai, et al.
Published: (2026)

From Natural Language to Silicon: The Representation Bottleneck in LLM Hardware Design
by: Fu, Weimin, et al.
Published: (2026)

IICPilot: An Intelligent Integrated Circuit Backend Design Framework Using Open EDA
by: Jiang, Zesong, et al.
Published: (2024)

AnalogSeeker: An Open-source Foundation Language Model for Analog Circuit Design
by: Chen, Zihao, et al.
Published: (2025)

ChipMind: Retrieval-Augmented Reasoning for Long-Context Circuit Design Specifications
by: Xing, Changwen, et al.
Published: (2025)

HYPERHEURIST: A Simulated Annealing-Based Control Framework for LLM-Driven Code Generation in Optimized Hardware Design
by: Ahir, Shiva, et al.
Published: (2026)

LLM-aided explanations of EDA synthesis errors
by: Qiu, Siyu, et al.
Published: (2024)

LLM-Driven Design Space Exploration of FPGA-based Accelerators
by: Sharma, Vinamra, et al.
Published: (2026)

FlexLLM: Composable HLS Library for Flexible Hybrid LLM Accelerator Design
by: Zhang, Jiahao, et al.
Published: (2026)

Efficient LLM inference solution on Intel GPU
by: Wu, Hui, et al.
Published: (2023)