SRAM-Based PUF Reliability Prediction Using Cell-Imbalance Characterization in the State Space Diagram

Documenti analoghi

• Estimation during Design Phases of Suitable SRAM Cells for PUF Applications Using Separatrix and Mismatch Metrics
  di: Alheyasat, Abdel, et al.
  Pubblicazione: (2024)
• An Affordable Experimental Technique for SRAM Write Margin Characterization for Nanometer CMOS Technologies
  di: Alorda, Bartomeu, et al.
  Pubblicazione: (2024)
• A 65-nm Reliable 6T CMOS SRAM Cell with Minimum Size Transistors
  di: Torrens, Gabriel, et al.
  Pubblicazione: (2024)
• SRAM Alpha-SER Estimation From Word-Line Voltage Margin Measurements: Design Architecture and Experimental Results
  di: Torrens, Gabriel, et al.
  Pubblicazione: (2024)
• Comparative Analysis of SRAM PUF Temperature Susceptibility on Embedded Systems
  di: Zeinzinger, Martina, et al.
  Pubblicazione: (2026)