Saved in:
Bibliographic Details
Main Authors: Bryce, Brian A., Marcotte, Kathryn M.
Format: Preprint
Published: 2024
Subjects:
Online Access:https://arxiv.org/abs/2412.05160
Tags: Add Tag
No Tags, Be the first to tag this record!
_version_ 1866908157878468608
author Bryce, Brian A.
Marcotte, Kathryn M.
author_facet Bryce, Brian A.
Marcotte, Kathryn M.
contents The design and performance of wave union TDC implemented in a Lattice CertusPro-NX FPGA is discussed. This FPGA is available for radiation tolerant applications. The TDC is implemented with 16-channels and a 200 MHz reference clock. Each channel is able to record at an event rate of > 1 MHz. The performance of the TDC is assessed over voltage and temperature. Typical TDC performance has a resolution of 10.9 ps. Typical INL is +/-3 LSB peak-to-peak. Typical DNL is (+1.13,-0.77) LSB. Typical differential performance between two channels is 20 ps (1-sigma).
format Preprint
id arxiv_https___arxiv_org_abs_2412_05160
institution arXiv
publishDate 2024
record_format arxiv
spellingShingle Low Power 16-channel Wave Union TDC in a Radiation Tolerant FPGA
Bryce, Brian A.
Marcotte, Kathryn M.
Instrumentation and Detectors
The design and performance of wave union TDC implemented in a Lattice CertusPro-NX FPGA is discussed. This FPGA is available for radiation tolerant applications. The TDC is implemented with 16-channels and a 200 MHz reference clock. Each channel is able to record at an event rate of > 1 MHz. The performance of the TDC is assessed over voltage and temperature. Typical TDC performance has a resolution of 10.9 ps. Typical INL is +/-3 LSB peak-to-peak. Typical DNL is (+1.13,-0.77) LSB. Typical differential performance between two channels is 20 ps (1-sigma).
title Low Power 16-channel Wave Union TDC in a Radiation Tolerant FPGA
topic Instrumentation and Detectors
url https://arxiv.org/abs/2412.05160