HiVeGen -- Hierarchical LLM-based Verilog Generation for Scalable Chip Design

Documenti analoghi

• LLM-VeriPPA: Power, Performance, and Area Optimization aware Verilog Code Generation with Large Language Models
  di: Thorat, Kiran, et al.
  Pubblicazione: (2025)
• MAHL: Multi-Agent LLM-Guided Hierarchical Chiplet Design with Adaptive Debugging
  di: Tang, Jinwei, et al.
  Pubblicazione: (2025)
• Bridging the Last Mile of Circuit Design: PostEDA-Bench, a Hierarchical Benchmark for PPA Convergence and DRC Fixing
  di: Liu, Pengju, et al.
  Pubblicazione: (2026)
• VerilogCL: A Contrastive Learning Framework for Robust LLM-Based Verilog Generation
  di: Tan, Yan, et al.
  Pubblicazione: (2026)
• ChipLight: Cross-Layer Optimization of Chiplet Design with Optical Interconnects for LLM Training
  di: Bai, Kangbo, et al.
  Pubblicazione: (2026)