Image de couverture de livre

Panacea: Novel DNN Accelerator using Accuracy-Preserving Asymmetric Quantization and Energy-Saving Bit-Slice Sparsity

Fuente: arXiv

Enregistré dans:

Détails bibliographiques
Auteurs principaux:	Kam, Dongyun, Yun, Myeongji, Yoo, Sunwoo, Hong, Seungwoo, Zhang, Zhengya, Lee, Youngjoo
Format:	Preprint
Publié:	2024
Sujets:	Hardware Architecture Artificial Intelligence
Accès en ligne:	Acceder al recurso
Tags:	Ajouter un tag Pas de tags, Soyez le premier à ajouter un tag!

Documents similaires

MCBP: A Memory-Compute Efficient LLM Inference Accelerator Leveraging Bit-Slice-enabled Sparsity and Repetitiveness
par: Wang, Huizheng, et autres
Publié: (2025)

SliceMoE: Bit-Sliced Expert Caching under Miss-Rate Constraints for Efficient MoE Inference
par: Choi, Yuseon, et autres
Publié: (2025)

Bit Transition Reduction by Data Transmission Ordering in NoC-based DNN Accelerator
par: Chen, Yizhi, et autres
Publié: (2025)

HASS: Hardware-Aware Sparsity Search for Dataflow DNN Accelerator
par: Yu, Zhewen, et autres
Publié: (2024)

Energy-Aware Heterogeneous Federated Learning via Approximate DNN Accelerators
par: Pfeiffer, Kilian, et autres
Publié: (2024)

FIGLUT: An Energy-Efficient Accelerator Design for FP-INT GEMM Using Look-Up Tables
par: Park, Gunho, et autres
Publié: (2025)

BBS: Bi-directional Bit-level Sparsity for Deep Learning Acceleration
par: Chen, Yuzong, et autres
Publié: (2024)

PQA: Exploring the Potential of Product Quantization in DNN Hardware Acceleration
par: AbouElhamayed, Ahmed F., et autres
Publié: (2023)

Exploring the Sparsity-Quantization Interplay on a Novel Hybrid SNN Event-Driven Architecture
par: Aliyev, Ilkin, et autres
Publié: (2024)

WAGONN: Weight Bit Agglomeration in Crossbar Arrays for Reduced Impact of Interconnect Resistance on DNN Inference Accuracy
par: Victor, Jeffry, et autres
Publié: (2024)

A Bit Level Weight Reordering Strategy Based on Column Similarity to Explore Weight Sparsity in RRAM-based NN Accelerator
par: Yang, Weiping, et autres
Publié: (2025)

MAx-DNN: Multi-Level Arithmetic Approximation for Energy-Efficient DNN Hardware Accelerators
par: Leon, Vasileios, et autres
Publié: (2025)

MASQ: Accelerating Masked Diffusion via Stage-Wise Multi-Precision Quantization
par: Kim, Seeyeon, et autres
Publié: (2026)

Exploration of Activation Fault Reliability in Quantized Systolic Array-Based DNN Accelerators
par: Taheri, Mahdi, et autres
Publié: (2024)

DORA: Dataflow-Instruction Orchestration Architecture for DNN Acceleration
par: Chen, Xingzhen, et autres
Publié: (2026)

Commercial Evaluation of Zero-Skipping MAC Design for Bit Sparsity Exploitation in DL Inference
par: Nair, Harideep, et autres
Publié: (2024)

Towards Efficient SRAM-PIM Architecture Design by Exploiting Unstructured Bit-Level Sparsity
par: Duan, Cenlin, et autres
Publié: (2024)

SeVeDo: A Heterogeneous Transformer Accelerator for Low-Bit Inference via Hierarchical Group Quantization and SVD-Guided Mixed Precision
par: Choi, Yuseon, et autres
Publié: (2025)

Efficient SRAM-PIM Co-design by Joint Exploration of Value-Level and Bit-Level Sparsity
par: Duan, Cenlin, et autres
Publié: (2025)

PIMCOMP: An End-to-End DNN Compiler for Processing-In-Memory Accelerators
par: Sun, Xiaotian, et autres
Publié: (2024)

Binary Weight Multi-Bit Activation Quantization for Compute-in-Memory CNN Accelerators
par: Zhou, Wenyong, et autres
Publié: (2025)

FILCO: Flexible Composing Architecture with Real-Time Reconfigurability for DNN Acceleration
par: Chen, Xingzhen, et autres
Publié: (2026)

Instruction-Based Coordination of Heterogeneous Processing Units for Acceleration of DNN Inference
par: Petropoulos, Anastasios, et autres
Publié: (2025)

SeDA: Secure and Efficient DNN Accelerators with Hardware/Software Synergy
par: Xuan, Wei, et autres
Publié: (2025)

FADiff: Fusion-Aware Differentiable Optimization for DNN Scheduling on Tensor Accelerators
par: Jia, Shuao, et autres
Publié: (2025)

Weight Transformations in Bit-Sliced Crossbar Arrays for Fault Tolerant Computing-in-Memory: Design Techniques and Evaluation Framework
par: Malhotra, Akul, et autres
Publié: (2025)

Multilayer Dataflow: Orchestrate Butterfly Sparsity to Accelerate Attention Computation
par: Wu, Haibin, et autres
Publié: (2024)

Prosperity: Accelerating Spiking Neural Networks via Product Sparsity
par: Wei, Chiyue, et autres
Publié: (2025)

Late Breaking Results: Leveraging Approximate Computing for Carbon-Aware DNN Accelerators
par: Panteleaki, Aikaterini Maria, et autres
Publié: (2025)

Facial Expression Recognition System Using DNN Accelerator with Multi-threading on FPGA
par: Ando, Takuto, et autres
Publié: (2025)

Be CIM or Be Memory: A Dual-mode-aware DNN Compiler for CIM Accelerators
par: Zhao, Shixin, et autres
Publié: (2025)

Travel Time Based Task Mapping for NoC-Based DNN Accelerator
par: Chen, Yizhi, et autres
Publié: (2024)

Voyager: An End-to-End Framework for Design-Space Exploration and Generation of DNN Accelerators
par: Prabhu, Kartik, et autres
Publié: (2025)

METRO: A Software-Hardware Co-Design of Interconnections for Spatial DNN Accelerators
par: Wang, Zhao, et autres
Publié: (2021)

MVQ:Towards Efficient DNN Compression and Acceleration with Masked Vector Quantization
par: Li, Shuaiting, et autres
Publié: (2024)

SoMa: Identifying, Exploring, and Understanding the DRAM Communication Scheduling Space for DNN Accelerators
par: Cai, Jingwei, et autres
Publié: (2025)

DOSA: Differentiable Model-Based One-Loop Search for DNN Accelerators
par: Hong, Charles, et autres
Publié: (2025)

VIKIN: A Reconfigurable Accelerator for KANs and MLPs with Two-Stage Sparsity Support
par: Ou, Wenhui, et autres
Publié: (2026)

Multi-Objective Hardware-Mapping Co-Optimisation for Multi-DNN Workloads on Chiplet-based Accelerators
par: Das, Abhijit, et autres
Publié: (2022)

SimulatorCoder: DNN Accelerator Simulator Code Generation and Optimization via Large Language Models
par: Xia, Yuhuan, et autres
Publié: (2026)