Cover Image

Optimizing System Memory Bandwidth with Micron CXL Memory Expansion Modules on Intel Xeon 6 Processors

Fuente: arXiv

Saved in:

Bibliographic Details
Main Authors:	Sehgal, Rohit, Tanna, Vishal, Petrucci, Vinicius, Godbole, Anil
Format:	Preprint
Published:	2024
Subjects:	Operating Systems Performance
Online Access:	Acceder al recurso
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

Performance Characterization of AutoNUMA Memory Tiering on Graph Analytics
by: Moura, Diego, et al.
Published: (2022)

A Limits Study of Memory-side Tiering Telemetry
by: Petrucci, Vinicius, et al.
Published: (2025)

Delegation with Trust<T>: A Scalable, Type- and Memory-Safe Alternative to Locks
by: Ahmad, Noaman, et al.
Published: (2024)

CXLMemSim: A pure software simulated CXL.mem for performance characterization
by: Yang, Yiwei, et al.
Published: (2023)

Putting the Context back into Memory
by: Roberts, David A.
Published: (2025)

Characterizing Physical Memory Fragmentation
by: Mansi, Mark, et al.
Published: (2024)

Columbo: Low Level End-to-End System Traces through Modular Full-System Simulation
by: Görgen, Jakob, et al.
Published: (2024)

Dissecting CXL Memory Performance at Scale: Analysis, Modeling, and Optimization
by: Liu, Jinshu, et al.
Published: (2024)

The Hitchhiker's Guide to Programming and Optimizing Cache Coherent Heterogeneous Systems: CXL, NVLink-C2C, and AMD Infinity Fabric
by: Wang, Zixuan, et al.
Published: (2024)

GPUVM: GPU-driven Unified Virtual Memory
by: Nazaraliyev, Nurlan, et al.
Published: (2024)

A System-Level Dynamic Binary Translator using Automatically-Learned Translation Rules
by: Jiang, Jinhu, et al.
Published: (2024)

Inspection of I/O Operations from System Call Traces using Directly-Follows-Graph
by: Sankaran, Aravind, et al.
Published: (2024)

Optimizing Tree-structure Indexes for CXL-based Heterogeneous Memory with SINLK
by: Zhao, Haoru, et al.
Published: (2025)

Data-Driven Power Modeling and Monitoring via Hardware Performance Counters Tracking
by: Mazzola, Sergio, et al.
Published: (2024)

2DIO: A Cache-Accurate Storage Microbenchmark
by: Wang, Yirong, et al.
Published: (2026)

CORD: Co-design of Resource Allocation and Deadline Decomposition with Generative Profiling
by: Gifford, Robert, et al.
Published: (2025)

A TRRIP Down Memory Lane: Temperature-Based Re-Reference Interval Prediction For Instruction Caching
by: Kao, Henry, et al.
Published: (2025)

ByteFS: System Support for (CXL-based) Memory-Semantic Solid-State Drives
by: Li, Shaobo, et al.
Published: (2025)

Guidelines for Building Indexes on Partially Cache-Coherent CXL Shared Memory
by: Wu, Fangnuo, et al.
Published: (2025)

CXLAimPod: CXL Memory is all you need in AI era
by: Yang, Yiwei, et al.
Published: (2025)

DAXFS: A Lock-Free Shared Filesystem for CXL Disaggregated Memory
by: Wang, Cong, et al.
Published: (2026)

Memory Sharing with CXL: Hardware and Software Design Approaches
by: Jain, Sunita, et al.
Published: (2024)

A Quantitative Analysis and Guidelines of Data Streaming Accelerator in Modern Intel Xeon Scalable Processors
by: Kuper, Reese, et al.
Published: (2023)

HybridTier: an Adaptive and Lightweight CXL-Memory Tiering System
by: Song, Kevin, et al.
Published: (2023)

Sensifi: A Wireless Sensing System for Ultra-High-Rate Applications
by: Li, Chia-Chi, et al.
Published: (2020)

SemaTune: Semantic-Aware Online OS Tuning with Large Language Models
by: Liargkovas, Georgios, et al.
Published: (2026)

Tidying Up the Address Space
by: Banakar, Vinay, et al.
Published: (2025)

CounterPoint: Using Hardware Event Counters to Refute and Refine Microarchitectural Assumptions (Extended Version)
by: Lindsay, Nick, et al.
Published: (2026)

Optimizing CPU Cache Utilization in Cloud VMs with Accurate Cache Abstraction
by: Tofigh, Mani, et al.
Published: (2025)

Mitigating GIL Bottlenecks in Edge AI Systems
by: Mandal, Mridankan, et al.
Published: (2026)

MNN-AECS: Energy Optimization for LLM Decoding on Mobile Devices via Adaptive Core Selection
by: Huang, Zhengxiang, et al.
Published: (2025)

Telepathic Datacenters: Fast RPCs using Shared CXL Memory
by: Mahar, Suyash, et al.
Published: (2024)

Equilibria: Fair Multi-Tenant CXL Memory Tiering At Scale
by: Zhao, Kaiyang, et al.
Published: (2026)

Energy-Aware CPU Orchestration in O-RAN: A dApp-Driven Lightweight Approach
by: Crespo, Francisco, et al.
Published: (2025)

Clove: Object-Level CXL Memory Management in Managed Runtimes
by: Son, Sam, et al.
Published: (2026)

ASC-Hook: fast and transparent system call hook for Arm
by: Shen, Yang, et al.
Published: (2024)

RAID Organizations for Improved Reliability and Performance: A Not Entirely Unbiased Tutorial (1st revision)
by: Thomasian, Alexander
Published: (2024)

SwitchFS: Asynchronous Metadata Updates for Distributed Filesystems with In-Network Coordination
by: Xu, Jingwei, et al.
Published: (2024)

Neuralink: Fast LLM Inference on Smartphones with Neuron Co-Activation Linking
by: Wang, Tuowei, et al.
Published: (2024)

CPU-Limits kill Performance: Time to rethink Resource Control
by: Shetty, Chirag, et al.
Published: (2025)