Cover Image

Accelerating Hardware Verification with Graph Models

Fuente: arXiv

Saved in:

Bibliographic Details
Main Authors:	Saravanan, Raghul, Kasarapu, Sreenitha, Dinakarrao, Sai Manoj Pudukotai
Format:	Preprint
Published:	2024
Subjects:	Cryptography and Security
Online Access:	Acceder al recurso
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

The Emergence of Hardware Fuzzing: A Critical Review of its Significance
by: Saravanan, Raghul, et al.
Published: (2024)

Empowering Malware Detection Efficiency within Processing-in-Memory Architecture
by: Kasarapu, Sreenitha, et al.
Published: (2024)

Enhancing IoT Malware Detection through Adaptive Model Parallelism and Resource Optimization
by: Kasarapu, Sreenitha, et al.
Published: (2024)

Optimizing Malware Detection in IoT Networks: Leveraging Resource-Aware Distributed Computing for Enhanced Security
by: Kasarapu, Sreenitha, et al.
Published: (2024)

Generative AI-Based Effective Malware Detection for Embedded Computing Systems
by: Kasarapu, Sreenitha, et al.
Published: (2024)

Logic Solver Guided Directed Fuzzing for Hardware Designs
by: Saravanan, Raghul, et al.
Published: (2025)

Intelligent Graybox Fuzzing via ATPG-Guided Seed Generation and Submodule Analysis
by: Saravanan, Raghul, et al.
Published: (2025)

SynFuzz: Leveraging Fuzzing of Netlist to Detect Synthesis Bugs
by: Saravanan, Raghul, et al.
Published: (2025)

AI-Assisted Hardware Security Verification: A Survey and AI Accelerator Case Study
by: Hasan, Khan Thamid, et al.
Published: (2026)

Structural Dependency Analysis for Masked NTT Hardware: Scalable Pre-Silicon Verification of Post-Quantum Cryptographic Accelerators
by: Iskander, Ray, et al.
Published: (2026)

Recipe: Hardware-Accelerated Replication Protocols
by: Giantsidi, Dimitra, et al.
Published: (2025)

Bit-Flip Fault Attack: Crushing Graph Neural Networks via Gradual Bit Search
by: Abharian, Sanaz Kazemi, et al.
Published: (2025)

A Scalable Formal Verification Methodology for Data-Oblivious Hardware
by: Deutschmann, Lucas, et al.
Published: (2023)

Self-HWDebug: Automation of LLM Self-Instructing for Hardware Security Verification
by: Akyash, Mohammad, et al.
Published: (2024)

SecIC3: Customizing IC3 for Hardware Security Verification
by: Tan, Qinhan, et al.
Published: (2026)

Data-Oblivious ML Accelerators using Hardware Security Extensions
by: ElAtali, Hossam, et al.
Published: (2024)

Controller Datapath Aware Verification of Masked Hardware Generated via High Level Synthesis
by: Sarma, Nilotpola, et al.
Published: (2026)

Side-Channel Extraction of Dataflow AI Accelerator Hardware Parameters
by: Lomet, Guillaume, et al.
Published: (2025)

From Finite Enumeration to Universal Proof: Ring-Theoretic Foundations for PQC Hardware Masking Verification
by: Iskander, Ray, et al.
Published: (2026)

Design for Assurance: Employing Functional Verification Tools for Thwarting Hardware Trojan Threat in 3PIPs
by: Hu, Wei, et al.
Published: (2023)

REPQC: Reverse Engineering and Backdooring Hardware Accelerators for Post-quantum Cryptography
by: Pagliarini, Samuel, et al.
Published: (2024)

Bridging the Gap between Hardware Fuzzing and Industrial Verification
by: Ma, Ruiyang, et al.
Published: (2025)

Locking Machine Learning Models into Hardware
by: Clifford, Eleanor, et al.
Published: (2024)

Towards Secure and Efficient DNN Accelerators via Hardware-Software Co-Design
by: Xuan, Wei, et al.
Published: (2026)

Comparative Evaluation of VAE, GAN, and SMOTE for Tor Detection in Encrypted Network Traffic
by: A, Saravanan, et al.
Published: (2026)

Presto: Hardware Acceleration of Ciphers for Hybrid Homomorphic Encryption
by: Jeon, Yeonsoo, et al.
Published: (2025)

Aegon: Auditable AI Content Access with Ledger-Bound Tokens and Hardware-Attested Mobile Receipts
by: Baskaran, Amrish, et al.
Published: (2026)

Triple-Hoisted Baby-Step Giant-Step Linear Transformation over CKKS Homomorphic Encryption and Hardware Accelerator
by: Akherati, Sajjad, et al.
Published: (2026)

Iterative Augmentation with Summarization Refinement (IASR) Evaluation for Unstructured Survey data Modeling and Analysis
by: Bhattad, Payal, et al.
Published: (2025)

Assessing the Performance of OpenTitan as Cryptographic Accelerator in Secure Open-Hardware System-on-Chips
by: Parisi, Emanuele, et al.
Published: (2024)

Fixing Hardware Security Bugs with Large Language Models
by: Ahmad, Baleegh, et al.
Published: (2023)

Hardware-Level Governance of AI Compute: A Feasibility Taxonomy for Regulatory Compliance and Treaty Verification
by: Ansari, Samar
Published: (2026)

Hardware-Accelerated Line-Rate Bitstream Screening for Secure FPGA Reconfiguration
by: Stahle-Smith, Rye, et al.
Published: (2026)

LLMPirate: LLMs for Black-box Hardware IP Piracy
by: Gohil, Vasudev, et al.
Published: (2024)

Detecting Hardware Trojans in Microprocessors via Hardware Error Correction Code-based Modules
by: Palumbo, Alessandro, et al.
Published: (2025)

RTL2M$μ$PATH: Multi-$μ$PATH Synthesis with Applications to Hardware Security Verification
by: Hsiao, Yao, et al.
Published: (2024)

Evolutionary Large Language Models for Hardware Security: A Comparative Survey
by: Akyash, Mohammad, et al.
Published: (2024)

Benchmarking Security Risk Detection and Verification in Open Agentic Skill Ecosystems
by: Hossain, Ismail, et al.
Published: (2026)

AMAZE: Accelerated MiMC Hardware Architecture for Zero-Knowledge Applications on the Edge
by: Ahmed, Anees, et al.
Published: (2024)

A Unified Hardware Accelerator for Fast Fourier Transform and Number Theoretic Transform
by: Shrivastava, Rishabh, et al.
Published: (2025)