Cover Image

Temperature-Resilient Analog Neuromorphic Chip in Single-Polysilicon CMOS Technology

Fuente: arXiv

Saved in:

Bibliographic Details
Main Authors:	Rizzo, Tommaso, Strangio, Sebastiano, Catania, Alessandro, Iannaccone, Giuseppe
Format:	Preprint
Published:	2024
Subjects:	Image and Video Processing Hardware Architecture Emerging Technologies
Online Access:	Acceder al recurso
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

Toward High Performance, Programmable Extreme-Edge Intelligence for Neuromorphic Vision Sensors utilizing Magnetic Domain Wall Motion-based MTJ
by: Kaiser, Md Abdullah-Al, et al.
Published: (2024)

Energy-Efficient and Fast Memristor-based Serial Multipliers Applicable in Image Processing
by: Fatemieh, Seyed Erfan, et al.
Published: (2024)

Res-DPU: Resource-shared Digital Processing-in-memory Unit for Edge-AI Workloads
by: Lokhande, Mukul, et al.
Published: (2025)

Maximizing Memory-Level Parallelism via Integrated Stochastic Logic-in-Memory Architectures
by: Razi, Farzad, et al.
Published: (2026)

12-bit Delta-Sigma ADC operating at a temperature of up to 250C in Standard 0.18 $μ$m SOI CMOS
by: Sbrana, Christian, et al.
Published: (2024)

Layer Ensemble Averaging for Improving Memristor-Based Artificial Neural Network Performance
by: Yousuf, Osama, et al.
Published: (2024)

FERMI-ML: A Flexible and Resource-Efficient Memory-In-Situ SRAM Macro for TinyML acceleration
by: Lokhande, Mukul, et al.
Published: (2025)

NeRTCAM: CAM-Based CMOS Implementation of Reference Frames for Neuromorphic Processors
by: Nair, Harideep, et al.
Published: (2024)

All-in-One Analog AI Hardware: On-Chip Training and Inference with Conductive-Metal-Oxide/HfOx ReRAM Devices
by: Falcone, Donato Francesco, et al.
Published: (2025)

Analog-to-Stochastic Converter Using Magnetic Tunnel Junction Devices for Vision Chips
by: Onizawa, Naoya, et al.
Published: (2026)

Retrospective: A CORDIC Based Configurable Activation Function for NN Applications
by: Kokane, Omkar, et al.
Published: (2025)

Process, Bias and Temperature Scalable CMOS Analog Computing Circuits for Machine Learning
by: Kumar, Pratik, et al.
Published: (2022)

RRAM-Based Analog Matrix Computing for Massive MIMO Signal Processing: A Review
by: Zuo, Pushen, et al.
Published: (2025)

2T1R Regulated Memristor Conductance Control Array Architecture for Neuromorphic Computing using 28nm CMOS Technology
by: Kuriakose, Neethu, et al.
Published: (2025)

ARCAS: An Augmented Reality Collision Avoidance System with SLAM-Based Tracking for Enhancing VRU Safety
by: Yehia, Ahmad, et al.
Published: (2025)

DarwinWafer: A Wafer-Scale Neuromorphic Chip
by: Zhu, Xiaolei, et al.
Published: (2025)

Multi-Phase Coupled CMOS Ring Oscillator based Potts Machine
by: Gonul, Yilmaz Ege, et al.
Published: (2025)

AnalogToBi: Device-Level Analog Circuit Topology Generation via Bipartite Graph and Grammar Guided Decoding
by: Kim, Seungmin, et al.
Published: (2026)

Flex-PE: Flexible and SIMD Multi-Precision Processing Element for AI Workloads
by: Lokhande, Mukul, et al.
Published: (2024)

Fault-Free Analog Computing with Imperfect Hardware
by: Xu, Zhicheng, et al.
Published: (2025)

Characterization of Off-wafer Pulse Communication in BrainScaleS Neuromorphic System
by: Vogginger, Bernhard, et al.
Published: (2026)

Apparate: Evading Memory Hierarchy with GodSpeed Wireless-on-Chip
by: GS, Nitesh Narayana, et al.
Published: (2024)

Function Approximation Using Analog Building Blocks in Flexible Electronics
by: Duarte, Paula Carolina Lozano, et al.
Published: (2025)

SAIM: Scalable Analog Ising Machine for Solving Quadratic Binary Optimization Problems
by: Razmkhah, Sasan, et al.
Published: (2024)

ANCoEF: Asynchronous Neuromorphic Algorithm/Hardware Co-Exploration Framework with a Fully Asynchronous Simulator
by: Zhang, Jian, et al.
Published: (2024)

A Reconfigurable Time-Domain In-Memory Computing Macro using FeFET-Based CAM with Multilevel Delay Calibration in 28 nm CMOS
by: Mattar, Jeries, et al.
Published: (2025)

Hardware-Aware Model Design and Training of Silicon-based Analog Neural Networks
by: Filippeschi, Giulio, et al.
Published: (2025)

Technology-Circuit-Algorithm Tri-Design for Processing-in-Pixel-in-Memory (P2M)
by: Kaiser, Md Abdullah-Al, et al.
Published: (2023)

Analog or Digital In-memory Computing? Benchmarking through Quantitative Modeling
by: Sun, Jiacong, et al.
Published: (2024)

An Efficient Architecture and High-Throughput Implementation of CCSDS-123.0-B-2 Hybrid Entropy Coder Targeting Space-Grade SRAM FPGA Technology
by: Chatziantoniou, Panagiotis, et al.
Published: (2022)

PICO-RAM: A PVT-Insensitive Analog Compute-In-Memory SRAM Macro with In-Situ Multi-Bit Charge Computing and 6T Thin-Cell-Compatible Layout
by: Chen, Zhiyu, et al.
Published: (2024)

Device-Circuit Co-Design of Variation-Resilient Read and Write Drivers for Antiferromagnetic Tunnel Junction (AFMTJ) Memories
by: Choudhary, Yousuf, et al.
Published: (2026)

SpecPCM: A Low-power PCM-based In-Memory Computing Accelerator for Full-stack Mass Spectrometry Analysis
by: Fan, Keming, et al.
Published: (2024)

A scalable event-driven spatiotemporal feature extraction circuit
by: Greatorex, Hugh, et al.
Published: (2025)

Cross-layer Modeling and Design of Content Addressable Memories in Advanced Technology Nodes for Similarity Search
by: Narla, Siri, et al.
Published: (2024)

Scaling Analog Photonic Accelerators for Byte-Size, Integer General Matrix Multiply (GEMM) Kernels
by: Alo, Oluwaseun Adewunmi, et al.
Published: (2024)

Single-Cell Universal Logic-in-Memory Using 2T-nC FeRAM: An Area and Energy-Efficient Approach for Bulk Bitwise Computation
by: Biswas, Rudra, et al.
Published: (2025)

Pack my weights and run! Minimizing overheads for in-memory computing accelerators
by: Houshmand, Pouya, et al.
Published: (2024)

FPCA: Field-Programmable Pixel Convolutional Array for Extreme-Edge Intelligence
by: Yin, Zihan, et al.
Published: (2024)

Modeling the Energy Consumption of the HEVC Software Encoding Process using Processor events
by: Ramasubbu, Geetha, et al.
Published: (2024)