FPGA Implementation of Low-Power Multiplierless Pre-Processing Free Chromatic Dispersion Equalizer
Fuente:
arXiv
Saved in:
| Main Authors: | , , , |
|---|---|
| Format: | Preprint |
| Published: |
2024
|
| Subjects: | |
| Online Access: | |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| _version_ | 1866913623326064640 |
|---|---|
| author | Gomes, Geraldo Freire, Pedro Prilepsky, Jaroslaw E. Turitsyn, Sergei K. |
| author_facet | Gomes, Geraldo Freire, Pedro Prilepsky, Jaroslaw E. Turitsyn, Sergei K. |
| contents | We present a novel time-domain chromatic dispersion equalizer, implemented on FPGA, eliminating pre-processing and multipliers, achieving up to 54.3% energy savings over 80-1280 km with a simple, low-power design. |
| format | Preprint |
| id |
arxiv_https___arxiv_org_abs_2412_17536 |
| institution | arXiv |
| publishDate | 2024 |
| record_format | arxiv |
| spellingShingle | FPGA Implementation of Low-Power Multiplierless Pre-Processing Free Chromatic Dispersion Equalizer Gomes, Geraldo Freire, Pedro Prilepsky, Jaroslaw E. Turitsyn, Sergei K. Signal Processing We present a novel time-domain chromatic dispersion equalizer, implemented on FPGA, eliminating pre-processing and multipliers, achieving up to 54.3% energy savings over 80-1280 km with a simple, low-power design. |
| title | FPGA Implementation of Low-Power Multiplierless Pre-Processing Free Chromatic Dispersion Equalizer |
| topic | Signal Processing |
| url | https://arxiv.org/abs/2412.17536 |