Imagen de Portada

Tempus Core: Area-Power Efficient Temporal-Unary Convolution Core for Low-Precision Edge DLAs

Fuente: arXiv

Guardado en:

Detalles Bibliográficos
Autores principales:	Vellaisamy, Prabhu, Nair, Harideep, Kang, Thomas, Ni, Yichen, Fan, Haoyang, Qi, Bin, Chen, Jeff, Blanton, Shawn, Shen, John Paul
Formato:	Preprint
Publicado:	2024
Materias:	Hardware Architecture Artificial Intelligence
Acceso en línea:	Acceder al recurso
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

Exploration of Unary Arithmetic-Based Matrix Multiply Units for Low Precision DL Accelerators
por: Vellaisamy, Prabhu, et al.
Publicado: (2026)

tuGEMM: Area-Power-Efficient Temporal Unary GEMM Architecture for Low-Precision Edge AI
por: Nair, Harideep, et al.
Publicado: (2024)

tubGEMM: Energy-Efficient and Sparsity-Effective Temporal-Unary-Binary Based Matrix Multiply Unit
por: Vellaisamy, Prabhu, et al.
Publicado: (2024)

Commercial Evaluation of Zero-Skipping MAC Design for Bit Sparsity Exploitation in DL Inference
por: Nair, Harideep, et al.
Publicado: (2024)

NeuroAI Temporal Neural Networks (NeuTNNs): Microarchitecture and Design Framework for Specialized Neuromorphic Processing Units
por: Venkatachalam, Shanmuga, et al.
Publicado: (2026)

Catwalk: Unary Top-K for Efficient Ramp-No-Leak Neuron Design for Temporal Neural Networks
por: Lister, Devon, et al.
Publicado: (2025)

TNNGen: Automated Design of Neuromorphic Sensory Processing Units for Time-Series Clustering
por: Vellaisamy, Prabhu, et al.
Publicado: (2024)

Power- and Area-Efficient Unary Sorting Architecture Using FSM-Based Unary Number Generator
por: Jalilvand, Amir Hossein, et al.
Publicado: (2025)

Scaling Photonic Tensor Cores with Unary and Homodyne Designs
por: Alo, Oluwaseun, et al.
Publicado: (2026)

Mugi: Value Level Parallelism For Efficient LLMs
por: Price, Daniel, et al.
Publicado: (2026)

NeRTCAM: CAM-Based CMOS Implementation of Reference Frames for Neuromorphic Processors
por: Nair, Harideep, et al.
Publicado: (2024)

EdgeMM: Multi-Core CPU with Heterogeneous AI-Extension and Activation-aware Weight Pruning for Multimodal LLMs at Edge
por: Bai, Kangbo, et al.
Publicado: (2025)

NX-CGRA: A Programmable Hardware Accelerator for Core Transformer Algorithms on Edge Devices
por: Prasad, Rohit
Publicado: (2025)

A Compact, Low Power Transprecision ALU for Smart Edge Devices
por: Dube, Ayushi, et al.
Publicado: (2025)

Tempus: A Temporally Scalable Resource-Invariant GEMM Streaming Framework for Versal AI Edge
por: Grailoo, M., et al.
Publicado: (2026)

Enhanced Hybrid Temporal Computing Using Deterministic Summations for Ultra-Low-Power Accelerators
por: Sachdeva, Sachin, et al.
Publicado: (2025)

CMAX-CAMEL: A Coarse-to-Fine Adaptive, Memory-Efficient, and Low-Power Edge Processor for Contrast Maximization
por: Min, Kyeongpil, et al.
Publicado: (2026)

ControlPULP: A RISC-V On-Chip Parallel Power Controller for Many-Core HPC Processors with FPGA-Based Hardware-In-The-Loop Power and Thermal Emulation
por: Ottaviano, Alessandro, et al.
Publicado: (2023)

X-HEEP: An Open-Source, Configurable and Extendible RISC-V Microcontroller for the Exploration of Ultra-Low-Power Edge Accelerators
por: Machetti, Simone, et al.
Publicado: (2024)

NeuroBlend: Towards Low-Power yet Accurate Neural Network-Based Inference Engine Blending Binary and Fixed-Point Convolutions
por: Fayyazi, Arash, et al.
Publicado: (2023)

Systematic Prevention of On-Core Timing Channels by Full Temporal Partitioning
por: Wistoff, Nils, et al.
Publicado: (2022)

Design of a GPU with Heterogeneous Cores for Graphics
por: Tomás, Aurora, et al.
Publicado: (2026)

Potential and Limitation of High-Frequency Cores and Caches
por: Pai, Kunal, et al.
Publicado: (2024)

Runtime Energy Monitoring for RISC-V Soft-Cores
por: Scionti, Alberto, et al.
Publicado: (2025)

Optimizing Energy Efficiency in Subthreshold RISC-V Cores
por: Djupdal, Asbjørn, et al.
Publicado: (2025)

HPR-Mul: An Area and Energy-Efficient High-Precision Redundancy Multiplier by Approximate Computing
por: Vafaei, Jafar, et al.
Publicado: (2024)

VitaLLM: A Versatile and Tiny Accelerator for Mixed-Precision LLM Inference on Edge Devices
por: Lin, Zi-Wei, et al.
Publicado: (2026)

Energy-Efficient QoS-Aware Scheduling for S-NUCA Many-Cores
por: Wasala, Sudam M., et al.
Publicado: (2025)

SEGA-DCIM: Design Space Exploration-Guided Automatic Digital CIM Compiler with Multiple Precision Support
por: Diao, Haikang, et al.
Publicado: (2025)

PULSE: Parametric Hardware Units for Low-power Sparsity-Aware Convolution Engine
por: Aliyev, Ilkin, et al.
Publicado: (2024)

PowerFlow-DNN: Compiler-Directed Fine-Grained Power Orchestration for End-to-End Edge AI Inference
por: Chen, Paul, et al.
Publicado: (2026)

Enable Lightweight and Precision-Scalable Posit/IEEE-754 Arithmetic in RISC-V Cores for Transprecision Computing
por: Li, Qiong, et al.
Publicado: (2025)

Increasing the Energy-Efficiency of Wearables Using Low-Precision Posit Arithmetic with PHEE
por: Mallasén, David, et al.
Publicado: (2025)

A Stochastic Rounding-Enabled Low-Precision Floating-Point MAC for DNN Training
por: Ali, Sami Ben, et al.
Publicado: (2024)

Using Formal Verification to Evaluate Single Event Upsets in a RISC-V Core
por: Xue, Bing, et al.
Publicado: (2024)

Towards Efficient and Accurate Detection of On-Chip Fail-Slow Failures for Many-Core Accelerators
por: Wu, Junchi, et al.
Publicado: (2025)

CVA6S+: A Superscalar RISC-V Core with High-Throughput Memory Architecture
por: Tedeschi, Riccardo, et al.
Publicado: (2025)

Decentor-V: Lightweight ML Training on Low-Power RISC-V Edge Devices
por: Ribeiro, Marcelo, et al.
Publicado: (2025)

PermuteV: A Performant Side-channel-Resistant RISC-V Core Securing Edge AI Inference
por: Narkthong, Nuntipat, et al.
Publicado: (2025)

Late Breaking Results: Boosting Efficient Dual-Issue Execution on Lightweight RISC-V Cores
por: Colagrande, Luca, et al.
Publicado: (2026)