Image de couverture de livre

A Novel FPGA-based CNN Hardware Accelerator: Optimization for Convolutional Layers using Karatsuba Ofman Multiplier

Fuente: arXiv

Enregistré dans:

Détails bibliographiques
Auteur principal:	Sarkar, Amit
Format:	Preprint
Publié:	2024
Sujets:	Hardware Architecture
Accès en ligne:	Acceder al recurso
Tags:	Ajouter un tag Pas de tags, Soyez le premier à ajouter un tag!

Documents similaires

Karatsuba Matrix Multiplication and its Efficient Custom Hardware Implementations
par: Pogue, Trevor E., et autres
Publié: (2025)

Bombyx: OpenCilk Compilation for FPGA Hardware Acceleration
par: Shahawy, Mohamed, et autres
Publié: (2025)

always_comm: An FPGA-based Hardware Accelerator for Audio/Video Compression and Transmission
par: Parthasarathy, Rishab, et autres
Publié: (2025)

FPGA-Optimized Hardware Accelerator for Fast Fourier Transform and Singular Value Decomposition in AI
par: Ding, Hong, et autres
Publié: (2025)

Efficient Hardware Implementation of Modular Multiplier over GF (2m) on FPGA
par: Kumari, Ruby, et autres
Publié: (2025)

TurboFuzz: FPGA Accelerated Hardware Fuzzing for Processor Agile Verification
par: Zhong, Yang, et autres
Publié: (2025)

Holistic Optimization Framework for FPGA Accelerators
par: Pouget, Stéphane, et autres
Publié: (2025)

Late Breaking Result: FPGA-Based Emulation and Fault Injection for CNN Inference Accelerators
par: Masar, Filip, et autres
Publié: (2025)

An Architectural Error Metric for CNN-Oriented Approximate Multipliers
par: Liu, Ao, et autres
Publié: (2024)

Analyzing the capabilities of HLS and RTL tools in the design of an FPGA Montgomery Multiplier
par: Ifrim, Rares, et autres
Publié: (2025)

An FPGA Compiler for On-the-Fly Adaptive CNN Deployment and Reconfiguration
par: Mazouz, Alaa, et autres
Publié: (2025)

FPGA-Based Multiplier with a New Approximate Full Adder for Error-Resilient Applications
par: Ranjbar, Ali, et autres
Publié: (2025)

STI-SNN: A 0.14 GOPS/W/PE Single-Timestep Inference FPGA-based SNN Accelerator with Algorithm and Hardware Co-Design
par: Wang, Kainan, et autres
Publié: (2025)

An Irredundant and Compressed Data Layout to Optimize Bandwidth Utilization of FPGA Accelerators
par: Ferry, Corentin, et autres
Publié: (2024)

DSLR-CNN: Efficient CNN Acceleration using Digit-Serial Left-to-Right Arithmetic
par: Nisar, Malik Zohaib, et autres
Publié: (2025)

UFO-MAC: A Unified Framework for Optimization of High-Performance Multipliers and Multiply-Accumulators
par: Zuo, Dongsheng, et autres
Publié: (2024)

An Optimizing Framework on MLIR for Efficient FPGA-based Accelerator Generation
par: Zhang, Weichuang, et autres
Publié: (2024)

Hardware-Efficient CNNs: Interleaved Approximate FP32 Multipliers for Kernel Computation
par: Gowda, Bindu G, et autres
Publié: (2025)

Hardware-Efficient Accurate 4-bit Multiplier for Xilinx 7 Series FPGAs
par: Kida, Misaki, et autres
Publié: (2025)

Convolutions Predictable Offloading to an Accelerator: Formalization and Optimization
par: Husson, Benjamin, et autres
Publié: (2026)

Small Logic-based Multipliers with Incomplete Sub-Multipliers for FPGAs
par: Böttcher, Andreas, et autres
Publié: (2024)

An FPGA-Based Reconfigurable Accelerator for Convolution-Transformer Hybrid EfficientViT
par: Shao, Haikuo, et autres
Publié: (2024)

FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review
par: Jiang, Junye, et autres
Publié: (2025)

Graphitron: A Domain Specific Language for FPGA-based Graph Processing Accelerator Generation
par: Zhang, Xinmiao, et autres
Publié: (2024)

SIRA: Scaled-Integer Range Analysis for Optimizing FPGA Dataflow Neural Network Accelerators
par: Umuroglu, Yaman, et autres
Publié: (2025)

A Reconfigurable Framework for AI-FPGA Agent Integration and Acceleration
par: Yunusoglu, Aybars, et autres
Publié: (2026)

Energy-Efficient FPGA Framework for Non-Quantized Convolutional Neural Networks
par: Athanasiadis, Angelos, et autres
Publié: (2025)

Cross-Layer Design of Vector-Symbolic Computing: Bridging Cognition and Brain-Inspired Hardware Acceleration
par: Du, Shuting, et autres
Publié: (2025)

Implementation and Analysis of Thermometer Encoding in DWN FPGA Accelerators
par: Mecik, Michael, et autres
Publié: (2025)

A High-Throughput FPGA Accelerator for Lightweight CNNs With Balanced Dataflow
par: Zhao, Zhiyuan, et autres
Publié: (2024)

Co-Design of CNN Accelerators for TinyML using Approximate Matrix Decomposition
par: Morales, José Juan Hernández, et autres
Publié: (2026)

SpecMamba: Accelerating Mamba Inference on FPGA with Speculative Decoding
par: Zhong, Linfeng, et autres
Publié: (2025)

Accelerating Transposed Convolutions on FPGA-based Edge Devices
par: Haris, Jude, et autres
Publié: (2025)

Hardware-Aware Neural Network Compilation with Learned Optimization: A RISC-V Accelerator Approach
par: Ganti, Ravindra, et autres
Publié: (2025)

An Efficient Hardware Implementation of Elliptic Curve Point Multiplication over $GF(2^m)$ on FPGA
par: Kumari, Ruby, et autres
Publié: (2025)

PIMSYN: Synthesizing Processing-in-memory CNN Accelerators
par: Li, Wanqian, et autres
Publié: (2024)

Swift: A Multi-FPGA Framework for Scaling Up Accelerated Graph Analytics
par: Jaiyeoba, Oluwole, et autres
Publié: (2024)

Hummingbird: A Smaller and Faster Large Language Model Accelerator on Embedded FPGA
par: Li, Jindong, et autres
Publié: (2025)

CNN-Based Equalization for Communications: Achieving Gigabit Throughput with a Flexible FPGA Hardware Architecture
par: Ney, Jonas, et autres
Publié: (2024)

SuperUROP: An FPGA-Based Spatial Accelerator for Sparse Matrix Operations
par: Parthasarathy, Rishab
Publié: (2025)