Imagen de Portada

Transaction Level Hierarchy Guided and Functional Coverage Driven Deductive Formal Verification

Fuente: arXiv

Guardado en:

Detalles Bibliográficos
Autor principal:	Strauch, Tobias
Formato:	Preprint
Publicado:	2025
Materias:	Hardware Architecture Logic in Computer Science B.6; I.6
Acceso en línea:	Acceder al recurso
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

Comprehensive Formal Verification of Observational Correctness for the CHERIoT-Ibex Processor
por: Ploix, Louis-Emile, et al.
Publicado: (2025)

täkōFormal: Enabling Robust Software for Programmable Memory Hierarchies (Extended Version)
por: Srinivasan, Pranav, et al.
Publicado: (2026)

CPU Simulation with Ranked Set Sampling and Repeated Subsampling
por: Ekman, Magnus
Publicado: (2026)

CPU Simulation Using Two-Phase Stratified Sampling
por: Ekman, Magnus
Publicado: (2026)

Towards Automated Verification of Logarithmic Arithmetic
por: Arnold, Mark G., et al.
Publicado: (2024)

Formal that "Floats" High: Formal Verification of Floating Point Arithmetic
por: Mohanty, Hansa, et al.
Publicado: (2025)

Differentiable Logic Synthesis: Spectral Coefficient Selection via Sinkhorn-Constrained Composition
por: Pavlov, Gorgi
Publicado: (2026)

CXL-ClusterSim: Modeling CXL-based Disaggregated Memory Cluster for Pooling and Sharing using gem5 and SST
por: Goswami, Kaustav, et al.
Publicado: (2026)

parti-gem5: gem5's Timing Mode Parallelised
por: Cubero-Cascante, José, et al.
Publicado: (2023)

An Integrated UVM-TLM Co-Simulation Framework for RISC-V Functional Verification and Performance Evaluation
por: Qiu, Ruizhi, et al.
Publicado: (2025)

Towards LLM-based Generation of Human-Readable Proofs in Polynomial Formal Verification
por: Drechsler, Rolf
Publicado: (2025)

A flexible framework for early power and timing comparison of time-multiplexed CGRA kernel executions
por: Aspros, Maxime Henri, et al.
Publicado: (2025)

Finite-Time Lyapunov Exponent Calculation on FPGA using High-Level Synthesis Tools
por: de Castro, Manuel, et al.
Publicado: (2024)

GainSight: A Unified Framework for Data Lifetime Profiling and Heterogeneous Memory Composition
por: Li, Peijing, et al.
Publicado: (2025)

Is Finer Better? The Limits of Microscaling Formats in Large Language Models
por: Fasoli, Andrea, et al.
Publicado: (2026)

Four Formal Models of IEEE 1394 Link Layer
por: Garavel, Hubert, et al.
Publicado: (2024)

Veryl: A New Hardware Description Language as an Altarnative to SystemVerilog
por: Hatta, Naoya, et al.
Publicado: (2024)

TIUP: Effective Processor Verification with Tautology-Induced Universal Properties
por: Li, Yufeng, et al.
Publicado: (2024)

From Language to Logic: Bridging LLMs & Formal Representations for RTL Assertion Generation
por: Mashnoor, Nowfel, et al.
Publicado: (2026)

ChipCraftBrain: Validation-First RTL Generation via Multi-Agent Orchestration
por: Eryilmaz, Cagri
Publicado: (2026)

Memory Access Vectors: Improving Sampling Fidelity for CPU Performance Simulations
por: Caculo, Sriyash, et al.
Publicado: (2025)

Biological Intuition on Digital Hardware: An RTL Implementation of Poisson-Encoded SNNs for Static Image Classification
por: Das, Debabrata, et al.
Publicado: (2026)

Photonic AI: A Hybrid Diffractive Holographic Neural System for Passive Optical Real-Time Image Classification
por: Hiremath, Prakul Sunil
Publicado: (2026)

Efficiently Synthesizing Lowest Cost Rewrite Rules for Instruction Selection
por: Daly, Ross, et al.
Publicado: (2024)

Certificate-Aware Property-Directed Reachability
por: Ferdowsi, Arman, et al.
Publicado: (2026)

Exploring LLM-based Verilog Code Generation with Data-Efficient Fine-Tuning and Testbench Automation
por: Chen, Mu-Chi, et al.
Publicado: (2026)

Linear Decomposition of the Majority Boolean Function using the Ones on Smaller Variables
por: Chattopadhyay, Anupam, et al.
Publicado: (2025)

Chameleon: A MatMul-Free Temporal Convolutional Network Accelerator for End-to-End Few-Shot and Continual Learning from Sequential Data
por: Blanken, Douwe den, et al.
Publicado: (2025)

NotSoTiny: A Large, Living Benchmark for RTL Code Generation
por: Ghorab, Razine Moundir, et al.
Publicado: (2025)

TuRTLe: A Unified Evaluation of LLMs for RTL Generation
por: Garcia-Gasulla, Dario, et al.
Publicado: (2025)

EM-Aware Physical Synthesis: Neural Inductor Modeling and Intelligent Placement & Routing for RF Circuits
por: Huang, Yilun, et al.
Publicado: (2026)

The Monte Carlo Method and New Device and Architectural Techniques for Accelerating It
por: Petangoda, Janith, et al.
Publicado: (2025)

Non-interfering On-line and In-field SoC Testing
por: Strauch, Tobias
Publicado: (2024)

CORE: Constraint-Aware One-Step Reinforcement Learning for Simulation-Guided Neural Network Accelerator Design
por: Xiao, Yifeng, et al.
Publicado: (2025)

Verification Challenge: Fractional Cascading for Multi-Nuclide Grid Lookup
por: Siegel, Andrew R.
Publicado: (2025)

FPGA-Accelerated RISC-V ISA Extensions for Efficient Neural Network Inference on Edge Devices
por: Parameshwara, Arya, et al.
Publicado: (2025)

Wattchmen: Watching the Wattchers -- High Fidelity, Flexible GPU Energy Modeling
por: Tran, Brandon, et al.
Publicado: (2026)

Nonvolatile Charge-Domain Attention with HZO Ferroelectric Capacitors: A Simulation-Based Device-to-System Evaluation
por: Abouagour, Faris
Publicado: (2026)

Re-thinking Memory-Bound Limitations in CGRAs
por: Liu, Xiangfeng, et al.
Publicado: (2025)

SiliconMind-V1: Multi-Agent Distillation and Debug-Reasoning Workflows for Verilog Code Generation
por: Chen, Mu-Chi, et al.
Publicado: (2026)