Image de couverture de livre

DSLR-CNN: Efficient CNN Acceleration using Digit-Serial Left-to-Right Arithmetic

Fuente: arXiv

Enregistré dans:

Détails bibliographiques
Auteurs principaux:	Nisar, Malik Zohaib, Ibrahim, Muhammad Sohail, Gorgin, Saeid, Usman, Muhammad, Lee, Jeong-A
Format:	Preprint
Publié:	2025
Sujets:	Hardware Architecture
Accès en ligne:	Acceder al recurso
Tags:	Ajouter un tag Pas de tags, Soyez le premier à ajouter un tag!

Documents similaires

L2R-CIPU: Efficient CNN Computation with Left-to-Right Composite Inner Product Units
par: Nisar, Malik Zohaib, et autres
Publié: (2024)

USEFUSE: Uniform Stride for Enhanced Performance in Fused Layer Architecture of Deep Neural Networks
par: Ibrahim, Muhammad Sohail, et autres
Publié: (2024)

Enhancing Computational Efficiency in Intensive Domains via Redundant Residue Number Systems
par: Mousavi, Soudabeh, et autres
Publié: (2024)

High-Performance Pipelined NTT Accelerators with Homogeneous Digit-Serial Modulo Arithmetic
par: Alexakis, George, et autres
Publié: (2025)

Cerberus: Cross-Layer ECC Co-Design for Robust and Efficient Memory Protection
par: Kim, Junhwan, et autres
Publié: (2026)

PIMSYN: Synthesizing Processing-in-memory CNN Accelerators
par: Li, Wanqian, et autres
Publié: (2024)

Co-Design of CNN Accelerators for TinyML using Approximate Matrix Decomposition
par: Morales, José Juan Hernández, et autres
Publié: (2026)

A Novel FPGA-based CNN Hardware Accelerator: Optimization for Convolutional Layers using Karatsuba Ofman Multiplier
par: Sarkar, Amit
Publié: (2024)

Late Breaking Result: FPGA-Based Emulation and Fault Injection for CNN Inference Accelerators
par: Masar, Filip, et autres
Publié: (2025)

A Time- and Energy-Efficient CNN with Dense Connections on Memristor-Based Chips
par: Zhou, Wenyong, et autres
Publié: (2025)

An Analytical Cost Model for Fast Evaluation of Multiple Compute-Engine CNN Accelerators
par: Qararyah, Fareed, et autres
Publié: (2025)

An FPGA Compiler for On-the-Fly Adaptive CNN Deployment and Reconfiguration
par: Mazouz, Alaa, et autres
Publié: (2025)

MING: An Automated CNN-to-Edge MLIR HLS framework
par: Bi, Jiahong, et autres
Publié: (2026)

An Architectural Error Metric for CNN-Oriented Approximate Multipliers
par: Liu, Ao, et autres
Publié: (2024)

ARMOR: Robust and Efficient CNN-Based SAR ATR through Model-Hardware Co-Design
par: Wickramasinghe, Sachini, et autres
Publié: (2026)

NL-DPE: An Analog In-memory Non-Linear Dot Product Engine for Efficient CNN and LLM Inference
par: Zhao, Lei, et autres
Publié: (2025)

Modulo-$(2^{2n}+1)$ Arithmetic via Two Parallel n-bit Residue Channels
par: Jaberipur, Ghassem, et autres
Publié: (2024)

Binary Weight Multi-Bit Activation Quantization for Compute-in-Memory CNN Accelerators
par: Zhou, Wenyong, et autres
Publié: (2025)

Efficient Deployment of CNN Models on Multiple In-Memory Computing Units
par: Bougioukou, Eleni, et autres
Publié: (2025)

bitSMM: A bit-Serial Matrix Multiplication Accelerator
par: Antunes, Pedro, et autres
Publié: (2026)

PIMfused: Near-Bank DRAM-PIM with Fused-layer Dataflow for CNN Data Transfer Optimization
par: Yang, Simei, et autres
Publié: (2025)

Modeling and Simulation Frameworks for Processing-in-Memory Architectures
par: Aghaei, Mahdi, et autres
Publié: (2025)

FastCaps: A Design Methodology for Accelerating Capsule Network on Field Programmable Gate Arrays
par: Rahoof, Abdul, et autres
Publié: (2025)

TATAA: Programmable Mixed-Precision Transformer Acceleration with a Transformable Arithmetic Architecture
par: Wu, Jiajun, et autres
Publié: (2024)

HEANA: A Hybrid Time-Amplitude Analog Optical Accelerator with Flexible Dataflows for Energy-Efficient CNN Inference
par: Vatsavai, Sairam Sri, et autres
Publié: (2024)

Data-Rate-Aware High-Speed CNN Inference on FPGAs
par: Habermann, Tobias, et autres
Publié: (2026)

Revealing CNN Architectures via Side-Channel Analysis in Dataflow-based Inference Accelerators
par: Weerasena, Hansika, et autres
Publié: (2023)

DPU or GPU for Accelerating Neural Networks Inference -- Why not both? Split CNN Inference
par: Oztas, Ali Emre, et autres
Publié: (2026)

From Circuits to SoC Processors: Arithmetic Approximation Techniques & Embedded Computing Methodologies for DSP Acceleration
par: Leon, Vasileios
Publié: (2023)

MAx-DNN: Multi-Level Arithmetic Approximation for Energy-Efficient DNN Hardware Accelerators
par: Leon, Vasileios, et autres
Publié: (2025)

Modeling Analog-Digital-Converter Energy and Area for Compute-In-Memory Accelerator Design
par: Andrulis, Tanner, et autres
Publié: (2024)

A 10.60 $μ$W 150 GOPS Mixed-Bit-Width Sparse CNN Accelerator for Life-Threatening Ventricular Arrhythmia Detection
par: Qin, Yifan, et autres
Publié: (2024)

InstantFT: An FPGA-Based Runtime Subsecond Fine-tuning of CNN Models
par: Sugiura, Keisuke, et autres
Publié: (2025)

CapsBeam: Accelerating Capsule Network based Beamformer for Ultrasound Non-Steered Plane Wave Imaging on Field Programmable Gate Array
par: Rahoof, Abdul, et autres
Publié: (2025)

SA-Kura: An Energy-Efficient Systolic Array Accelerator for Locally-Coupled Kuramoto Drift in Diffusion Sampling
par: Jin, Jeongmin, et autres
Publié: (2026)

Attacking AI Accelerators by Leveraging Arithmetic Properties of Addition
par: Heidary, Masoud, et autres
Publié: (2026)

DPUV4E: High-Throughput DPU Architecture Design for CNN on Versal ACAP
par: Li, Guoyu, et autres
Publié: (2025)

HAPM -- Hardware Aware Pruning Method for CNN hardware accelerators in resource constrained devices
par: Peccia, Federico Nicolas, et autres
Publié: (2024)

H2PIPE: High throughput CNN Inference on FPGAs with High-Bandwidth Memory
par: Doumet, Mario, et autres
Publié: (2024)

FIGLUT: An Energy-Efficient Accelerator Design for FP-INT GEMM Using Look-Up Tables
par: Park, Gunho, et autres
Publié: (2025)