Image de couverture de livre

Towards High-Performance Network Coding: FPGA Acceleration With Bounded-value Generators

Fuente: arXiv

Enregistré dans:

Détails bibliographiques
Auteurs principaux:	Qing, Jiaxin, Leong, Philip H. W., Lee, Kin Hong, Yeung, Raymond W.
Format:	Preprint
Publié:	2025
Sujets:	Hardware Architecture Information Theory
Accès en ligne:	Acceder al recurso
Tags:	Ajouter un tag Pas de tags, Soyez le premier à ajouter un tag!

Documents similaires

Codes for Metastability-Containing Addition
par: Bund, Johannes, et autres
Publié: (2026)

Unrolled and Pipelined Decoders based on Look-Up Tables for Polar Codes
par: Giard, Pascal, et autres
Publié: (2023)

A Generalized Adjusted Min-Sum Decoder for 5G LDPC Codes: Algorithm and Implementation
par: Ren, Yuqing, et autres
Publié: (2023)

fSEAD: a Composable FPGA-based Streaming Ensemble Anomaly Detection Library
par: Lou, Binglei, et autres
Publié: (2024)

Unraveling codes: fast, robust, beyond-bound error correction for DRAM
par: Hamburg, Mike, et autres
Publié: (2024)

Non-Binary LDPC Arithmetic Error Correction For Processing-in-Memory
par: Shi, Daijing, et autres
Publié: (2025)

Hardware Implementation of Projection-Aggregation Decoders for Reed-Muller Codes
par: Hashemipour-Nazari, Marzieh, et autres
Publié: (2024)

PolyLUT-Add: FPGA-based LUT Inference with Wide Inputs
par: Lou, Binglei, et autres
Publié: (2024)

A High-Throughput FPGA Accelerator for Lightweight CNNs With Balanced Dataflow
par: Zhao, Zhiyuan, et autres
Publié: (2024)

Holistic Optimization Framework for FPGA Accelerators
par: Pouget, Stéphane, et autres
Publié: (2025)

Towards Employing FPGA and ASIP Acceleration to Enable Onboard AI/ML in Space Applications
par: Leon, Vasileios, et autres
Publié: (2025)

AMD Versal Implementations of FAM and SSCA Estimators
par: Li, Carol Jingyi, et autres
Publié: (2025)

Low-Latency FPGA Control System for Real-Time Neural Network Processing in CCD-Based Trapped-Ion Qubit Measurement
par: Lou, Binglei, et autres
Publié: (2025)

SIRA: Scaled-Integer Range Analysis for Optimizing FPGA Dataflow Neural Network Accelerators
par: Umuroglu, Yaman, et autres
Publié: (2025)

FPGA-Optimized Hardware Accelerator for Fast Fourier Transform and Singular Value Decomposition in AI
par: Ding, Hong, et autres
Publié: (2025)

Graphitron: A Domain Specific Language for FPGA-based Graph Processing Accelerator Generation
par: Zhang, Xinmiao, et autres
Publié: (2024)

Bombyx: OpenCilk Compilation for FPGA Hardware Acceleration
par: Shahawy, Mohamed, et autres
Publié: (2025)

Implementation and Analysis of Thermometer Encoding in DWN FPGA Accelerators
par: Mecik, Michael, et autres
Publié: (2025)

FireFly-P: FPGA-Accelerated Spiking Neural Network Plasticity for Robust Adaptive Control
par: Li, Tenglong, et autres
Publié: (2026)

A Hybrid Residue Floating Numerical Architecture with Formal Error Bounds for High Throughput FPGA Computation
par: Darvishi, Mostafa
Publié: (2026)

SpecMamba: Accelerating Mamba Inference on FPGA with Speculative Decoding
par: Zhong, Linfeng, et autres
Publié: (2025)

A Reconfigurable Framework for AI-FPGA Agent Integration and Acceleration
par: Yunusoglu, Aybars, et autres
Publié: (2026)

EdgeLLM: A Highly Efficient CPU-FPGA Heterogeneous Edge Accelerator for Large Language Models
par: Huang, Mingqiang, et autres
Publié: (2024)

Demystifying FPGA Hard NoC Performance
par: Liu, Sihao, et autres
Publié: (2025)

TurboFuzz: FPGA Accelerated Hardware Fuzzing for Processor Agile Verification
par: Zhong, Yang, et autres
Publié: (2025)

SuperUROP: An FPGA-Based Spatial Accelerator for Sparse Matrix Operations
par: Parthasarathy, Rishab
Publié: (2025)

An Irredundant and Compressed Data Layout to Optimize Bandwidth Utilization of FPGA Accelerators
par: Ferry, Corentin, et autres
Publié: (2024)

A Persistent-State Dataflow Accelerator for Memory-Bound Linear Attention Decode on FPGA
par: Gupta, Neelesh, et autres
Publié: (2026)

RealProbe: An Automated and Lightweight Performance Profiler for In-FPGA Execution of High-Level Synthesis Designs
par: Kim, Jiho, et autres
Publié: (2025)

Hummingbird: A Smaller and Faster Large Language Model Accelerator on Embedded FPGA
par: Li, Jindong, et autres
Publié: (2025)

FAST-Prefill: FPGA Accelerated Sparse Attention for Long Context LLM Prefill
par: Jayanth, Rakshith, et autres
Publié: (2026)

Facial Expression Recognition System Using DNN Accelerator with Multi-threading on FPGA
par: Ando, Takuto, et autres
Publié: (2025)

SpeedLLM: An FPGA Co-design of Large Language Model Inference Accelerator
par: Wang, Peipei, et autres
Publié: (2025)

always_comm: An FPGA-based Hardware Accelerator for Audio/Video Compression and Transmission
par: Parthasarathy, Rishab, et autres
Publié: (2025)

Swift: A Multi-FPGA Framework for Scaling Up Accelerated Graph Analytics
par: Jaiyeoba, Oluwole, et autres
Publié: (2024)

Development of High-Performance DSP Algorithms on the European Rad-Hard NG-ULTRA SoC FPGA
par: Leon, Vasileios, et autres
Publié: (2024)

An Optimizing Framework on MLIR for Efficient FPGA-based Accelerator Generation
par: Zhang, Weichuang, et autres
Publié: (2024)

Late Breaking Result: FPGA-Based Emulation and Fault Injection for CNN Inference Accelerators
par: Masar, Filip, et autres
Publié: (2025)

Systolic Sparse Tensor Slices: FPGA Building Blocks for Sparse and Dense AI Acceleration
par: Taka, Endri, et autres
Publié: (2025)

FPGA-Based Neural Network Accelerators for Space Applications: A Survey
par: Antunes, Pedro, et autres
Publié: (2025)